



Welcome to [E-XFL.COM](#)

#### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "[Embedded - Microcontrollers](#)"

##### Details

Product Status	Obsolete
Core Processor	Z8
Core Size	8-Bit
Speed	8MHz
Connectivity	-
Peripherals	HLVD, POR, WDT
Number of I/O	16
Program Memory Size	4KB (4K x 8)
Program Memory Type	OTP
EEPROM Size	-
RAM Size	237 x 8
Voltage - Supply (Vcc/Vdd)	2V ~ 5.5V
Data Converters	-
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	20-SOIC (0.295", 7.50mm Width)
Supplier Device Package	-
Purchase URL	<a href="https://www.e-xfl.com/product-detail/zilog/zgp323hes2004c00tr">https://www.e-xfl.com/product-detail/zilog/zgp323hes2004c00tr</a>



# List of Figures

Figure 1. Functional Block Diagram .....	3
Figure 2. Counter/Timers Diagram .....	4
Figure 3. 20-Pin PDIP/SOIC/SSOP/CDIP* Pin Configuration .....	5
Figure 4. 28-Pin PDIP/SOIC/SSOP/CDIP* Pin Configuration .....	6
Figure 5. 40-Pin PDIP/CDIP* Pin Configuration .....	7
Figure 6. 48-Pin SSOP Pin Configuration .....	8
Figure 7. Test Load Diagram .....	10
Figure 8. AC Timing Diagram .....	16
Figure 9. Port 0 Configuration .....	19
Figure 10. Port 1 Configuration .....	20
Figure 11. Port 2 Configuration .....	21
Figure 12. Port 3 Configuration .....	22
Figure 13. Port 3 Counter/Timer Output Configuration .....	24
Figure 14. Program Memory Map (32K OTP) .....	26
Figure 15. Expanded Register File Architecture .....	28
Figure 16. Register Pointer .....	29
Figure 17. Register Pointer—Detail .....	31
Figure 18. Glitch Filter Circuitry .....	40
Figure 19. Transmit Mode Flowchart .....	41
Figure 20. 8-Bit Counter/Timer Circuits .....	42
Figure 21. T8_OUT in Single-Pass Mode .....	43
Figure 22. T8_OUT in Modulo-N Mode .....	43
Figure 23. Demodulation Mode Count Capture Flowchart .....	44
Figure 24. Demodulation Mode Flowchart .....	45
Figure 25. 16-Bit Counter/Timer Circuits .....	46
Figure 26. T16_OUT in Single-Pass Mode .....	47
Figure 27. T16_OUT in Modulo-N Mode .....	47
Figure 28. Ping-Pong Mode Diagram .....	49
Figure 29. Output Circuit .....	49
Figure 30. Interrupt Block Diagram .....	51
Figure 31. Oscillator Configuration .....	53
Figure 32. Port Configuration Register (PCON) (Write Only) .....	55
Figure 33. STOP Mode Recovery Register .....	57



Figure 68. 48-Pin SSOP Package Design ..... 89



# List of Tables

Table 1. Revision History of this Document .....	iii
Table 2. Features .....	1
Table 3. Power Connections .....	3
Table 4. 20-Pin PDIP/SOIC/SSOP/CDIP* Pin Identification .....	5
Table 5. 28-Pin PDIP/SOIC/SSOP/CDIP* Pin Identification .....	6
Table 6. 40- and 48-Pin Configuration .....	8
Table 7. Absolute Maximum Ratings .....	10
Table 8. Capacitance .....	11
Table 9. GP323HS DC Characteristics .....	11
Table 10. GP323HE DC Characteristics .....	12
Table 11. GP323HA DC Characteristics .....	14
Table 12. EPROM/OTP Characteristics .....	15
Table 13. AC Characteristics .....	17
Table 14. Port 3 Pin Function Summary.....	23
Table 15. CTR1(0D)01H T8 and T16 Common Functions.....	35
Table 16. Interrupt Types, Sources, and Vectors .....	52
Table 17. IRQ Register.....	52
Table 18. SMR2(F)0DH:Stop Mode Recovery Register 2* .....	58
Table 19. Stop Mode Recovery Source .....	60
Table 20. Watch-Dog Timer Time Select .....	63
Table 21. EPROM Selectable Options .....	64



## Development Features

Table 2 lists the features of ZiLOG®'s ZGP323H members.

**Table 2. Features**

Device	OTP (KB)	RAM (Bytes)	I/O Lines	Voltage Range
ZGP323H OTP MCU Family	4, 8, 16, 32	237	32, 24 or 16	2.0V–5.5V

- Low power consumption—18mW (typical)
- T = Temperature
  - S = Standard 0° to +70°C
  - E = Extended -40° to +105°C
  - A = Automotive -40° to +125°C
- Three standby modes:
  - STOP— (typical 1.8µA)
  - HALT— (typical 0.8mA)
  - Low voltage reset
- Special architecture to automate both generation and reception of complex pulses or signals:
  - One programmable 8-bit counter/timer with two capture registers and two load registers
  - One programmable 16-bit counter/timer with one 16-bit capture register pair and one 16-bit load register pair
  - Programmable input glitch filter for pulse reception
- Six priority interrupts
  - Three external
  - Two assigned to counter/timers
  - One low-voltage detection interrupt
- Low voltage detection and high voltage detection flags
- Programmable Watch-Dog Timer/Power-On Reset (WDT/POR) circuits
- Two independent comparators with programmable interrupt polarity
- Programmable EEPROM options
  - Port 0: 0–3 pull-up transistors
  - Port 0: 4–7 pull-up transistors




Figure 3. 20-Pin PDIP/SOIC/SSOP/CDIP\* Pin Configuration

Table 4. 20-Pin PDIP/SOIC/SSOP/CDIP\* Pin Identification

Pin #	Symbol	Function	Direction
1–3	P25–P27	Port 2, Bits 5,6,7	Input/Output
4	P07	Port 0, Bit 7	Input/Output
5	V <sub>DD</sub>	Power Supply	
6	XTAL2	Crystal Oscillator Clock	Output
7	XTAL1	Crystal Oscillator Clock	Input
8–10	P31–P33	Port 3, Bits 1,2,3	Input
11,12	P34, P36	Port 3, Bits 4,6	Output
13	P00/Pref1/P30	Port 0, Bit 0/Analog reference input Port 3 Bit 0	Input/Output for P00 Input for Pref1/P30
14	P01	Port 0, Bit 1	Input/Output
15	V <sub>SS</sub>	Ground	
16–20	P20–P24	Port 2, Bits 0,1,2,3,4	Input/Output



**Table 10. GP323HE DC Characteristics (Continued)**

Symbol	Parameter	V <sub>CC</sub>	T <sub>A</sub> = -40°C to +105°C			Units	Conditions	Notes
			Min	Typ(7)	Max			
V <sub>OH2</sub>	Output High Voltage (P36, P37, P00, P01)	2.0-5.5	V <sub>CC</sub> -0.8			V	I <sub>OH</sub> = -7mA	
V <sub>OL1</sub>	Output Low Voltage	2.0-5.5			0.4	V	I <sub>OL</sub> = 4.0mA	
V <sub>OL2</sub>	Output Low Voltage (P00, P01, P36, P37)	2.0-5.5			0.8	V	I <sub>OL</sub> = 10mA	
V <sub>OFFSET</sub>	Comparator Input Offset Voltage	2.0-5.5			25	mV		
V <sub>REF</sub>	Comparator Reference Voltage	2.0-5.5	0		V <sub>DD</sub> -1.75	V		
I <sub>IL</sub>	Input Leakage	2.0-5.5	-1		1	µA	V <sub>IN</sub> = 0V, V <sub>CC</sub> Pull-ups disabled	
R <sub>PU</sub>	Pull-up Resistance	2.0V 3.6V 5.0V	200.0 50.0 25.0		700.0 300.0 175.0	kΩ	V <sub>IN</sub> = 0V; Pullups selected by mask option	
I <sub>OL</sub>	Output Leakage	2.0-5.5	-1		1	µA	V <sub>IN</sub> = 0V, V <sub>CC</sub>	
I <sub>CC</sub>	Supply Current	2.0V 3.6V 5.5V		1 5 10	3 10 15	mA	at 8.0 MHz	1, 2
I <sub>CC1</sub>	Standby Current (HALT Mode)	2.0V 3.6V 5.5V		0.5 0.8 1.3	1.6 2.0 3.2	mA	V <sub>IN</sub> = 0V, Clock at 8.0MHz	1, 2, 6
I <sub>CC2</sub>	Standby Current (Stop Mode)	2.0V 3.6V 5.5V 2.0V 3.6V 5.5V		1.6 1.8 1.9 5 8 15	12 15 18 30 40 60	µA	V <sub>IN</sub> = 0 V, V <sub>CC</sub> WDT not Running V <sub>IN</sub> = 0 V, V <sub>CC</sub> WDT not Running V <sub>IN</sub> = 0 V, V <sub>CC</sub> WDT not Running V <sub>IN</sub> = 0 V, V <sub>CC</sub> WDT is Running V <sub>IN</sub> = 0 V, V <sub>CC</sub> WDT is Running V <sub>IN</sub> = 0 V, V <sub>CC</sub> WDT is Running	3 3 3 3 3 3
I <sub>LV</sub>	Standby Current (Low Voltage)			1.2	6	µA	Measured at 1.3V	4
V <sub>BO</sub>	V <sub>CC</sub> Low Voltage Protection			1.9	2.15	V	8MHz maximum Ext. CLK Freq.	
V <sub>LVD</sub>	V <sub>CC</sub> Low Voltage Detection			2.4		V		
V <sub>HVD</sub>	Vcc High Voltage Detection			2.7		V		

**Notes:**

1. All outputs unloaded, inputs at rail.
2. CL1 = CL2 = 100 pF.
3. Oscillator stopped.
4. Oscillator stops when V<sub>CC</sub> falls below V<sub>BO</sub> limit.
5. It is strongly recommended to add a filter capacitor (minimum 0.1 µF), physically close to VCC and V<sub>SS</sub> pins if operating voltage fluctuations are anticipated, such as those resulting from driving an Infrared LED.
6. Comparator and Timers are on. Interrupt disabled.
7. Typical values shown are at 25 degrees C.



**Table 11. GP323HA DC Characteristics**

$T_A = -40^\circ\text{C} \text{ to } +125^\circ\text{C}$								
Symbol	Parameter	$V_{CC}$	Min	Typ(7)	Max	Units	Conditions	Notes
$V_{CC}$	Supply Voltage		2.0		5.5	V	See Note 5	5
$V_{CH}$	Clock Input High Voltage	2.0-5.5	0.8 $V_{CC}$		$V_{CC}+0.3$ V		Driven by External Clock Generator	
$V_{CL}$	Clock Input Low Voltage	2.0-5.5	$V_{SS}-0.3$		0.4	V	Driven by External Clock Generator	
$V_{IH}$	Input High Voltage	2.0-5.5	0.7 $V_{CC}$		$V_{CC}+0.3$ V			
$V_{IL}$	Input Low Voltage	2.0-5.5	$V_{SS}-0.3$		0.2 $V_{CC}$	V		
$V_{OH1}$	Output High Voltage	2.0-5.5	$V_{CC}-0.4$			V	$I_{OH} = -0.5\text{mA}$	
$V_{OH2}$	Output High Voltage (P36, P37, P00, P01)	2.0-5.5	$V_{CC}-0.8$			V	$I_{OH} = -7\text{mA}$	
$V_{OL1}$	Output Low Voltage	2.0-5.5			0.4	V	$I_{OL} = 4.0\text{mA}$	
$V_{OL2}$	Output Low Voltage (P00, P01, P36, P37)	2.0-5.5			0.8	V	$I_{OL} = 10\text{mA}$	
$V_{OFFSET}$	Comparator Input Offset Voltage	2.0-5.5			25	mV		
$V_{REF}$	Comparator Reference Voltage	2.0-5.5	0		$V_{DD}$ -1.75	V		
$I_{IL}$	Input Leakage	2.0-5.5	-1		1	$\mu\text{A}$	$V_{IN} = 0\text{V}, V_{CC}$ Pull-ups disabled	
$R_{PU}$	Pull-up Resistance	2.0V 3.6V 5.0V	200 50 25	700 300 175	K $\Omega$		$V_{IN} = 0\text{V};$ Pullups selected by mask option	
$I_{OL}$	Output Leakage	2.0-5.5	-1		1	$\mu\text{A}$	$V_{IN} = 0\text{V}, V_{CC}$	
$I_{CC}$	Supply Current	2.0V 3.6V 5.5V		1 5 10	mA		at 8.0 MHz	1, 2
$I_{CC1}$	Standby Current (HALT Mode)	2.0V 3.6V 5.5V		0.5 0.8 1.3	mA		$V_{IN} = 0\text{V},$ Clock at 8.0MHz	1, 2, 6
$I_{CC2}$	Standby Current (Stop Mode)	2.0V 3.6V 5.5V 2.0V 3.6V 5.5V		1.6 1.8 1.9 5 8 15	$\mu\text{A}$		$V_{IN} = 0\text{V},$ $V_{CC}$ WDT not Running $V_{IN} = 0\text{V},$ $V_{CC}$ WDT not Running $V_{IN} = 0\text{V},$ $V_{CC}$ WDT not Running $V_{IN} = 0\text{V},$ $V_{CC}$ WDT is Running $V_{IN} = 0\text{V},$ $V_{CC}$ WDT is Running $V_{IN} = 0\text{V},$ $V_{CC}$ WDT is Running	3 3 3 3 3 3
$I_{LV}$	Standby Current (Low Voltage)			1.2	6	$\mu\text{A}$	Measured at 1.3V	4
$V_{BO}$	$V_{CC}$ Low Voltage Protection			1.9	2.15	V	8MHz maximum Ext. CLK Freq.	
$V_{LVD}$	$V_{CC}$ Low Voltage Detection			2.4		V		



## Pin Functions

### XTAL1 Crystal 1 (Time-Based Input)

This pin connects a parallel-resonant crystal or ceramic resonator to the on-chip oscillator input. Additionally, an optional external single-phase clock can be coded to the on-chip oscillator input.

### XTAL2 Crystal 2 (Time-Based Output)

This pin connects a parallel-resonant crystal or ceramic resonator to the on-chip oscillator output.

### Port 0 (P07–P00)

Port 0 is an 8-bit, bidirectional, CMOS-compatible port. These eight I/O lines are configured under software control as a nibble I/O port. The output drivers are push-pull or open-drain controlled by bit D2 in the PCON register.

If one or both nibbles are needed for I/O operation, they must be configured by writing to the Port 0 mode register. After a hardware reset, Port 0 is configured as an input port.

An optional pull-up transistor is available as a mask option on all Port 0 bits with nibble select.

- **Notes:** Internal pull-ups are disabled on any given pin or group of port pins when programmed into output mode.

The Port 0 direction is reset to its default state following an SMR.




Figure 14. Program Memory Map (32K OTP)

## Expanded Register File

The register file has been expanded to allow for additional system control registers and for mapping of additional peripheral devices into the register address area. The Z8® register address space (R0 through R15) has been implemented as 16 banks, with 16 registers per bank. These register groups are known as the



ERF (Expanded Register File). Bits 7–4 of register RP select the working register group. Bits 3–0 of register RP select the expanded register file bank.

- **Note:** An expanded register bank is also referred to as an expanded register group (see Figure 15).



Table 16. CTR1(0D)01H T8 and T16 Common Functions (Continued)

Field	Bit Position		Value	Description
Transmit_Submode/ Glitch_Filter	-----32--	R/W	00*	Transmit Mode
			01	Normal Operation
			10	Ping-Pong Mode
			11	T16_Out = 0
			00*	T16_Out = 1
			01	Demodulation Mode
			10	No Filter
			11	4 SCLK Cycle
			00*	8 SCLK Cycle
			01	Reserved
Initial_T8_Out/ Rising Edge	-----1-	R/W	0*	Transmit Mode
			1	T8_OUT is 0 Initially
		R	0*	T8_OUT is 1 Initially
			1	Demodulation Mode
		W	0	No Rising Edge
			1	Rising Edge Detected
Initial_T16_Out/ Falling_Edge	-----0	R/W	0*	No Effect
			1	Reset Flag to 0
		R	0*	Transmit Mode
			1	T16_OUT is 0 Initially
		W	0	T16_OUT is 1 Initially
			1	Demodulation Mode
		R	0*	No Falling Edge
			1	Falling Edge Detected
		W	0	No Effect
			1	Reset Flag to 0

**Note:**

\*Default at Power-On Reset

\*Default at Power-On Reset. Not reset with Stop Mode recovery.

**Mode**

If the result is 0, the counter/timers are in TRANSMIT mode; otherwise, they are in DEMODULATION mode.

**P36\_Out/Demodulator\_Input**

In TRANSMIT Mode, this bit defines whether P36 is used as a normal output pin or the combined output of T8 and T16.

In DEMODULATION Mode, this bit defines whether the input signal to the Counter/Timers is from P20 or P31.

If the input signal is from Port 31, a capture event may also generate an IRQ2 interrupt. To prevent generating an IRQ2, either disable the IRQ2 interrupt by clearing its IMR bit D2 or use P20 as the input.

### T16 Transmit Mode

In NORMAL or PING-PONG mode, the output of T16 when not enabled, is dependent on CTR1, D0. If it is a 0, T16\_OUT is a 1; if it is a 1, T16\_OUT is 0. You can force the output of T16 to either a 0 or 1 whether it is enabled or not by programming CTR1 D3; D2 to a 10 or 11.

When T16 is enabled, TC16H \* 256 + TC16L is loaded, and T16\_OUT is switched to its initial value (CTR1, D0). When T16 counts down to 0, T16\_OUT is toggled (in NORMAL or PING-PONG mode), an interrupt (CTR2, D1) is generated (if enabled), and a status bit (CTR2, D5) is set. See Figure 25.




Figure 25. 16-Bit Counter/Timer Circuits

- **Note:** Global interrupts override this function as described in “Interrupts” on page 50.

If T16 is in SINGLE-PASS mode, it is stopped at this point (see Figure 26). If it is in Modulo-N Mode, it is loaded with TC16H \* 256 + TC16L, and the counting continues (see Figure 27).

You can modify the values in TC16H and TC16L at any time. The new values take effect when they are loaded.



### During PING-PONG Mode

The enable bits of T8 and T16 (CTR0, D7; CTR2, D7) are set and cleared alternately by hardware. The timeout bits (CTR0, D5; CTR2, D5) are set every time the counter/timers reach the terminal count.

### Interrupts

The ZGP323H features six different interrupts (Table 19). The interrupts are maskable and prioritized (Figure 30). The six sources are divided as follows: three sources are claimed by Port 3 lines P33–P31, two by the counter/timers (Table 19) and one for low voltage detection. The Interrupt Mask Register (globally or individually) enables or disables the six interrupt requests.

The source for IRQ is determined by bit 1 of the Port 3 mode register (P3M). When in digital mode, Pin P33 is the source. When in analog mode the output of the Stop mode recovery source logic is used as the source for the interrupt. See Figure 35, Stop Mode Recovery Source, on page 59.

**Table 19. Interrupt Types, Sources, and Vectors**

Name	Source	Vector Location	Comments
IRQ0	P32	0,1	External (P32), Rising, Falling Edge Triggered
IRQ1	P33	2,3	External (P33), Falling Edge Triggered
IRQ2	P31, T <sub>IN</sub>	4,5	External (P31), Rising, Falling Edge Triggered
IRQ3	T16	6,7	Internal
IRQ4	T8	8,9	Internal
IRQ5	LVD	10,11	Internal

When more than one interrupt is pending, priorities are resolved by a programmable priority encoder controlled by the Interrupt Priority Register. An interrupt machine cycle activates when an interrupt request is granted. As a result, all subsequent interrupts are disabled, and the Program Counter and Status Flags are saved. The cycle then branches to the program memory vector location reserved for that interrupt. All ZGP323H interrupts are vectored through locations in the program memory. This memory location and the next byte contain the 16-bit address of the interrupt service routine for that particular interrupt request. To accommodate polled interrupt systems, interrupt inputs are masked, and the Interrupt Request register is polled to determine which of the interrupt requests require service.

An interrupt resulting from AN1 is mapped into IRQ2, and an interrupt from AN2 is mapped into IRQ0. Interrupts IRQ2 and IRQ0 can be rising, falling, or both edge triggered. These interrupts are programmable by the user. The software can poll to identify the state of the pin.

Programming bits for the Interrupt Edge Select are located in the IRQ Register (R250), bits D7 and D6. The configuration is indicated in Table 20.

**Table 20. IRQ Register**


IRQ		Interrupt Edge	
D7	D6	IRQ2 (P31)	IRQ0 (P32)
0	0	F	F
0	1	F	R
1	0	R	F
1	1	R/F	R/F

**Note:** F = Falling Edge; R = Rising Edge


## Clock

The device's on-chip oscillator has a high-gain, parallel-resonant amplifier, for connection to a crystal or ceramic resonator, or any suitable external clock source (XTAL1 = Input, XTAL2 = Output). The crystal must be AT cut, 1 MHz to 8 MHz maximum, with a series resistance (RS) less than or equal to  $100\ \Omega$ . The on-chip oscillator can be driven with a suitable external clock source.

The crystal must be connected across XTAL1 and XTAL2 using the recommended capacitors (capacitance greater than or equal to 22 pF) from each pin to ground.



**Figure 31. Oscillator Configuration**



**Figure 61. 20-Pin SSOP Package Diagram**




Figure 67. 40-Pin CDIP Package Diagram



---

**8KB Standard Temperature: 0° to +70°C**

Part Number	Description	Part Number	Description
ZGP323HSH4808C	48-pin SSOP 8K OTP	ZGP323HSS2808C	28-pin SOIC 8K OTP
ZGP323HSP4008C	40-pin PDIP 8K OTP	ZGP323HSH2008C	20-pin SSOP 8K OTP
ZGP323HSH2808C	28-pin SSOP 8K OTP	ZGP323HSP2008C	20-pin PDIP 8K OTP
ZGP323HSP2808C	28-pin PDIP 8K OTP	ZGP323HSS2008C	20-pin SOIC 8K OTP

---

**8KB Extended Temperature: -40° to +105°C**

Part Number	Description	Part Number	Description
ZGP323HEH4808C	48-pin SSOP 8K OTP	ZGP323HES2808C	28-pin SOIC 8K OTP
ZGP323HEP4008C	40-pin PDIP 8K OTP	ZGP323HEH2008C	20-pin SSOP 8K OTP
ZGP323HEH2808C	28-pin SSOP 8K OTP	ZGP323HEP2008C	20-pin PDIP 8K OTP
ZGP323HEP2808C	28-pin PDIP 8K OTP	ZGP323HES2008C	20-pin SOIC 8K OTP

---

**8KB Automotive Temperature: -40° to +125°C**

Part Number	Description	Part Number	Description
ZGP323HAAH4808C	48-pin SSOP 8K OTP	ZGP323HAS2808C	28-pin SOIC 8K OTP
ZGP323HAP4008C	40-pin PDIP 8K OTP	ZGP323HAAH2008C	20-pin SSOP 8K OTP
ZGP323HAAH2808C	28-pin SSOP 8K OTP	ZGP323HAP2008C	20-pin PDIP 8K OTP
ZGP323HAP2808C	28-pin PDIP 8K OTP	ZGP323HAS2008C	20-pin SOIC 8K OTP

---

Replace C with G for Lead-Free Packaging

---

---



For fast results, contact your local ZiLOG sales office for assistance in ordering the part desired.

### **Codes**

ZG = ZiLOG General Purpose Family

P = OTP

323 = Family Designation

H = High Voltage

T = Temperature

S = Standard 0° to +70°C

E = Extended -40° to +105°C

A = Automotive -40° to +125°C

P = Package Type:

K = CDIP

P = PDIP

H = SSOP

S = SOIC

## = Number of Pins

CC = Memory Size

M = Molding Compound

C = Standard Plastic Packaging Molding Compound

G = Green Plastic Molding Compound

E = Standard Cer Dip flow



### Example

