E·XFL



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

| Product Status | Obsolete |
|----------------------------|---|
| Core Processor | Z8 |
| Core Size | 8-Bit |
| Speed | 8MHz |
| Connectivity | - |
| Peripherals | HLVD, POR, WDT |
| Number of I/O | 16 |
| Program Memory Size | 32KB (32K x 8) |
| Program Memory Type | ОТР |
| EEPROM Size | - |
| RAM Size | 237 x 8 |
| Voltage - Supply (Vcc/Vdd) | 2V ~ 5.5V |
| Data Converters | - |
| Oscillator Type | Internal |
| Operating Temperature | -40°C ~ 105°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 20-SOIC (0.295", 7.50mm Width) |
| Supplier Device Package | - |
| Purchase URL | https://www.e-xfl.com/product-detail/zilog/zgp323hes2032g |
| | |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong





- Port 1: 0–3 pull-up transistors
- Port 1: 4–7 pull-up transistors
- Port 2: 0-7 pull-up transistors
- EPROM Protection
- WDT enabled at POR

General Description

The ZGP323H is an OTP-based member of the MCU family of infrared microcontrollers. With 237B of general-purpose RAM and up to 32KB of OTP, ZiLOG[®]'s CMOS microcontrollers offer fast-executing, efficient use of memory, sophisticated interrupts, input/output bit manipulation capabilities, automated pulse generation/reception, and internal key-scan pull-up transistors.

The ZGP323H architecture (Figure 1) is based on ZiLOG's 8-bit microcontroller core with an Expanded Register File allowing access to register-mapped peripherals, input/output (I/O) circuits, and powerful counter/timer circuitry. The Z8[®] offers a flexible I/O scheme, an efficient register and address space structure, and a number of ancillary features that are useful in many consumer, automotive, computer peripheral, and battery-operated hand-held applications.

There are three basic address spaces available to support a wide range of configurations: Program Memory, Register File and Expanded Register File. The register file is composed of 256 Bytes (B) of RAM. It includes 4 I/O port registers, 16 control and status registers, and 236 general-purpose registers. The Expanded Register File consists of two additional register groups (F and D).

To unburden the program from coping with such real-time problems as generating complex waveforms or receiving and demodulating complex waveform/pulses, the Z8 GP OTP offers a new intelligent counter/timer architecture with 8-bit and 16-bit counter/timers (see Figure 2). Also included are a large number of user-selectable modes and two on-board comparators to process analog signals with separate reference voltages.

Note: All signals with an overline, "", are active Low. For example, B/W, in which WORD is active Low, and B/W, in which BYTE is active Low.

Power connections use the conventional descriptions listed in Table 3.

ZGP323H Product Specification



| | I | | | | | |
|-------|---|----|------------|----|---|-----------|
| NC | | 1 | \bigcirc | 48 | _ | NC |
| P25 | | 2 | | 47 | - | NC |
| P26 | | 3 | | 46 | _ | P24 |
| P27 | | 4 | | 45 | | P23 |
| P04 | | 5 | | | _ | P22 |
| N/C | | 6 | | | - | P21 |
| P05 | | 7 | | | _ | P20 |
| P06 | | 8 | | 42 | | P03 |
| P14 | | 9 | | 40 | | P13 |
| P15 | | 10 | | 39 | - | P12 |
| P07 | | 11 | | 38 | | VSS |
| VDD | | 12 | 48-Pin | 37 | | VSS |
| VDD | | 13 | SSOP | | _ | N/C |
| N/C | | 14 | | 35 | - | P02 |
| P16 | | 15 | | 34 | | P11 |
| P17 | | 16 | | | | P10 |
| XTAL2 | | 17 | | 32 | - | P01 |
| XTAL1 | Π | 18 | | 31 | | P00 |
| P31 | | 19 | | 30 | | N/C |
| P32 | | 20 | | 29 | - | PREF1/P30 |
| P33 | | 21 | | 28 | | P36 |
| | | 22 | | 27 | | P37 |
| | | 22 | | 26 | _ | P35 |
| VSS | | 23 | | 25 | _ | RESET |
| | | 27 | | 25 | | |

Figure 6. 48-Pin SSOP Pin Configuration

Table 6. 40- and 48-Pin Configuration

| 40-Pin PDIP # | 48-Pin SSOP # | Symbol |
|---------------|---------------|--------|
| 26 | 31 | P00 |
| 27 | 32 | P01 |
| 30 | 35 | P02 |
| 34 | 41 | P03 |
| 5 | 5 | P04 |
| 6 | 7 | P05 |
| 7 | 8 | P06 |
| 10 | 11 | P07 |
| 28 | 33 | P10 |
| 29 | 34 | P11 |
| 32 | 39 | P12 |



Table 11. GP323HA DC Characteristics

| | | | T _A = -40°C | C to +12 | 5°C | | | |
|---------------------|---|-----------------|------------------------|------------|--------------------------|-----------|--|--------------------|
| Symbol | Parameter | V _{CC} | Min | Typ(7) | Max | Units | Conditions | Notes |
| V _{CC} | Supply Voltage | | 2.0 | | 5.5 | V | See Note 5 | 5 |
| V _{CH} | Clock Input High Voltage | 2.0-5.5 | 0.8 V _{CC} | | V _{CC} +0.3 | V | Driven by External Clock Generator | |
| V _{CL} | Clock Input Low Voltage | 2.0-5.5 | V _{SS} -0.3 | | 0.4 | V | Driven by External Clock Generator | |
| V _{IH} | Input High Voltage | 2.0-5.5 | 0.7 V _{CC} | | V _{CC} +0.3 | V | | |
| V _{IL} | Input Low Voltage | 2.0-5.5 | V _{SS} 0.3 | | 0.2 V _{CC} | V | | |
| V _{OH1} | Output High Voltage | 2.0-5.5 | V _{CC} -0.4 | | | V | I _{OH} = -0.5mA | |
| V _{OH2} | Output High Voltage (P36, P37, P00, P01) | 2.0-5.5 | V _{CC} -0.8 | | | V | I _{OH} = -7mA | |
| V _{OL1} | Output Low Voltage | 2.0-5.5 | | | 0.4 | V | $I_{OL} = 4.0 \text{mA}$ | |
| V _{OL2} | Output Low Voltage (P00, P01, P36, P37) | 2.0-5.5 | | | 0.8 | V | I _{OL} = 10mA | |
| V _{OFFSET} | Comparator Input Offset Voltage | 2.0-5.5 | | | 25 | mV | | |
| V _{REF} | Comparator Reference Voltage | 2.0-5.5 | 0 | | V _{DD} -1.75 | V | | |
| Ι _{ΙL} | Input Leakage | 2.0-5.5 | -1 | | 1 | μΑ | V _{IN} = 0V, V _{CC} Pull-ups disabled | |
| R _{PU} | Pull-up Resistance | 2.0V | 200 | | 700 | KΩ | V _{IN} = 0V; Pullups selected by mask | (|
| | | 3.6V | 50 | | 300 | KΩ | option | |
| | | 5.0V | 25 | | 175 | KΩ | _ | |
| I _{OL} | Output Leakage | 2.0-5.5 | -1 | | 1 | μA | $V_{IN} = 0V, V_{CC}$ | |
| I _{CC} | Supply Current | 2.0V | | 1 | 3 | mA | at 8.0 MHz | 1, 2 |
| | | 3.6V | | 5 | 10 | mA | at 8.0 MHz | 1,2 |
| | 0 | 5.5V | | 10 | 15 | mA | at 8.0 MHz | 1, 2 |
| I _{CC1} | Standby Current | 2.0V | | 0.5 | 1.6 | mA m A | $V_{IN} = 0V$, Clock at 8.0MHz | 1, 2, 6 |
| | (HALT Mode) | 3.6V 5.5V | | 0.8 1.3 | 2.0 3.2 | mA mA | $V_{IN} = 0V$, Clock at 8.0MHz $V_{IN} = 0V$, Clock at 8.0MHz | 1, 2, 6 1, 2, 6 |
| 1 | Standby Current (Stop | 2.0V | | 1.6 | 15 | μΑ | $V_{IN} = 0 V$, V_{CC} WDT not Running | 3 |
| I _{CC2} | Mode) | 2.6V 3.6V | | 1.8 | 20 | μA μA | $V_{IN} = 0 V, V_{CC} WDT not Running$ $V_{IN} = 0 V, V_{CC} WDT not Running$ | 3 |
| | wode) | 5.5V | | 1.9 | 25 | μA | $V_{IN} = 0 V$, V_{CC} WDT not Running | 3 |
| | | 2.0V | | 5 | 30 | μA | $V_{IN} = 0 V, V_{CC} WDT$ is Running | 3 |
| | | 3.6V | | 8 | 40 | μA | $V_{IN} = 0 V, V_{CC} WDT$ is Running | 3 |
| | | 5.5V | | 15 | 60 | μA | $V_{IN} = 0 V, V_{CC} WDT$ is Running | 3 |
| I _{LV} | Standby Current (Low Voltage) | | | 1.2 | 6 | μA | Measured at 1.3V | 4 |
| V _{BO} | V _{CC} Low Voltage Protection | | | 1.9 | 2.15 | V | 8MHz maximum Ext. CLK Freq. | |
| V _{LVD} | V _{CC} Low Voltage Detection | | | 2.4 | | V | • | |



AC Characteristics






Figure 8. AC Timing Diagram






Figure 10. Port 1 Configuration

Port 2 (P27-P20)

Port 2 is an 8-bit, bidirectional, CMOS-compatible I/O port (see Figure 11). These eight I/O lines can be independently configured under software control as inputs or outputs. Port 2 is always available for I/O operation. A mask option is available to connect eight pull-up transistors on this port. Bits programmed as outputs are globally programmed as either push-pull or open-drain. The POR resets with the eight bits of Port 2 configured as inputs.

Port 2 also has an 8-bit input OR and AND gate, which can be used to wake up the part. P20 can be programmed to access the edge-detection circuitry in demodulation mode.





| Z8 [®] Standard (| Control Registers | Reset Condition |
|--|--------------------------------|---|
| | Expanded Reg. Bank 0/Group 15 | ** D7 D6 D5 D4 D3 D2 D1 D0 |
| | | |
| | FF SPL | |
| | FE SPH | |
| Register Pointer | FD RP | 0 0 0 0 0 0 0 0 |
| 7 6 5 4 3 2 1 0 | FC FLAGS | |
| | FB IMR | |
| Working Register Expanded Regist | er FA IRQ | 0 0 0 0 0 0 0 0 |
| Group Pointer Bank Pointer | F9 IPR | |
| | F8 P01M | 1 1 0 0 1 1 1 1 |
| | * F7 P3M | 0 0 0 0 0 0 0 0 |
| | * F6 P2M | |
| | F5 Reserved | |
| | F4 Reserved | |
| X | F3 Reserved F2 Reserved | |
| Register File (Bank 0)** | | |
| FF F0 | | |
| | F0 Reserved | |
| | Expanded Reg. Bank F/Group 0** | × |
| | (F) OF WDTMR | |
| | (F) 0E Reserved | |
| | * (F) 0D_SMR2 | 0 0 0 0 0 0 0 0 |
| | (F) 0C Reserved | |
| | (F) 0B_SMR | |
| 7F | (F) 0A Reserved | |
| | (F) 09 Reserved | ┫┝┼┼┼┼┼┼┼┥ |
| | (F) 08 Reserved | ┫┝┼┼┼┼┼┼┼┥ |
| | (F) 07 Reserved | ╢┝┼┼┼┼┼┼┼┤ |
| | (F) 06 Reserved | ┫┝┼┼┼┼┼┼┼┥ |
| | (F) 05 Reserved | |
| ₀₅┝─────₽₽∕ | (F) 04 Reserved | |
| | (F) 03 Reserved | |
| | (F) 02 Reserved | |
| | (F) 01 Reserved | ┨┠┼┼┼┼┼┼┼┥ |
| Expanded Reg. Bank 0/Group (0) | (F) 00 PCON | |
| | Expanded Reg. Bank D/Group 0 | , <u>, , , , , , , , , , , , , , , , , , </u> |
| (0) 03 P3 0 U | (D) OC LVD | |
| (0) 02 P2 U | * (D) 0B HI8 | 00000000 |
| * (0) 01 P1 U | * (D) 0A LO8 | 00000000 |
| | * (D) 09 HI16 | 00000000 |
| (0) 00 P0 U | * (D) 08 LO16 | 000000000 |
| U = Unknown | * (D) 07 TC16H | 000000000 |
| * Is not reset with a Stop-Mode Recovery | * (D) 06 TC16L | 00000000 |
| ** All addresses are in hexadecimal | * (D) 05 TC8H | 00000000 |
| ↑ Is not reset with a Stop-Mode Recovery, except Bit 0 | * (D) 04 TC8L | 0 0 0 0 0 0 0 0 |
| ↑↑ Bit 5 Is not reset with a Stop-Mode Recovery | 1↑ (D) 03 CTR3 | 0 0 0 1 1 1 1 1 |
| ↑↑↑ Bits 5,4,3,2 not reset with a Stop-Mode Recovery | ↑↑↓ (D) 02 CTR2 | 000000000 |
| ↑↑↑↑ Bits 5 and 4 not reset with a Stop-Mode Recovery | ↑↑↑↑ (D) 01 CTR1 | 0 0 0 0 0 0 0 0 |
| ↑↑↑↑↑ Bits 5,4,3,2,1 not reset with a Stop-Mode Recovery | ↑↑↑↑↑ (D) 00 CTR0 | 000000000 |
| | | |

Figure 15. Expanded Register File Architecture



T8/T16_Logic/Edge _Detect

In TRANSMIT Mode, this field defines how the outputs of T8 and T16 are combined (AND, OR, NOR, NAND).

In DEMODULATION Mode, this field defines which edge should be detected by the edge detector.

Transmit_Submode/Glitch Filter

In Transmit Mode, this field defines whether T8 and T16 are in the PING-PONG mode or in independent normal operation mode. Setting this field to "NORMAL OPERATION Mode" terminates the "PING-PONG Mode" operation. When set to 10, T16 is immediately forced to a 0; a setting of 11 forces T16 to output a 1.

In DEMODULATION Mode, this field defines the width of the glitch that must be filtered out.

Initial_T8_Out/Rising_Edge

In TRANSMIT Mode, if 0, the output of T8 is set to 0 when it starts to count. If 1, the output of T8 is set to 1 when it starts to count. When the counter is not enabled and this bit is set to 1 or 0, T8_OUT is set to the opposite state of this bit. This ensures that when the clock is enabled, a transition occurs to the initial state set by CTR1, D1.

In DEMODULATION Mode, this bit is set to 1 when a rising edge is detected in the input signal. In order to reset the mode, a 1 should be written to this location.

Initial_T16 Out/Falling _Edge

In TRANSMIT Mode, if it is 0, the output of T16 is set to 0 when it starts to count. If it is 1, the output of T16 is set to 1 when it starts to count. This bit is effective only in Normal or PING-PONG Mode (CTR1, D3; D2). When the counter is not enabled and this bit is set, T16_OUT is set to the opposite state of this bit. This ensures that when the clock is enabled, a transition occurs to the initial state set by CTR1, D0.

In DEMODULATION Mode, this bit is set to 1 when a falling edge is detected in the input signal. In order to reset it, a 1 should be written to this location.

Note: Modifying CTR1 (D1 or D0) while the counters are enabled causes unpredictable output from T8/16_OUT.

CTR2 Counter/Timer 16 Control Register—CTR2(D)02H

Table 17 lists and briefly describes the fields for this register.



| Field | Bit Position | | Value | Description |
|------------------|--------------|-----|-------|---------------------------|
| T16_Enable | 7 | R | 0* | Counter Disabled |
| | | | 1 | Counter Enabled |
| | | W | 0 | Stop Counter |
| | | | 1 | Enable Counter |
| Single/Modulo-N | -6 | R/W | | Transmit Mode |
| | | | 0* | Modulo-N |
| | | | 1 | Single Pass |
| | | | | Demodulation Mode |
| | | | 0 | T16 Recognizes Edge |
| | | | 1 | T16 Does Not Recognize |
| | | | | Edge |
| Time_Out | 5 | R | 0* | No Counter Timeout |
| | | | 1 | Counter Timeout |
| | | | | Occurred |
| | | W | 0 | No Effect |
| | | | 1 | Reset Flag to 0 |
| T16 _Clock | 43 | R/W | 00** | SCLK |
| | | | 01 | SCLK/2 |
| | | | 10 | SCLK/4 |
| | | | 11 | SCLK/8 |
| Capture_INT_Mask | 2 | R/W | 0** | Disable Data Capture Int. |
| | | | 1 | Enable Data Capture Int. |
| Counter_INT_Mask | 1- | R/W | 0* | Disable Timeout Int. |
| | | | | Enable Timeout Int. |
| P35_Out | 0 | R/W | 0* | P35 as Port Output |
| | | | 1 | T16 Output on P35 |

Table 17. CTR2(D)02H: Counter/Timer16 Control Register

Note:

*Indicates the value upon Power-On Reset.

**Indicates the value upon Power-On Reset. Not reset with a Stop Mode recovery.

T16_Enable

This field enables T16 when set to 1.

Single/Modulo-N

In TRANSMIT Mode, when set to 0, the counter reloads the initial value when it reaches the terminal count. When set to 1, the counter stops when the terminal count is reached.



40

Table 18. CTR3 (D)03H: T8/T16 Control Register (Continued)

| Field | Bit Position | | Value | Description |
|----------|--------------|---|-------|--------------------|
| Reserved | 43210 | R | 1 | Always reads 11111 |
| | | W | х | No Effect |

*Indicates the value upon Power-On Reset.

**Indicates the value upon Power-On Reset. Not reset with a Stop Mode recovery.

Counter/Timer Functional Blocks

Input Circuit

The edge detector monitors the input signal on P31 or P20. Based on CTR1 D5– D4, a pulse is generated at the Pos Edge or Neg Edge line when an edge is detected. Glitches in the input signal that have a width less than specified (CTR1 D3, D2) are filtered out (see Figure 18).




Figure 18. Glitch Filter Circuitry

T8 Transmit Mode

Before T8 is enabled, the output of T8 depends on CTR1, D1. If it is 0, T8_OUT is 1; if it is 1, T8_OUT is 0. See Figure 19.



into LO8; if it is a negative edge, data is put into HI8. From that point, one of the edge detect status bits (CTR1, D1; D0) is set, and an interrupt can be generated if enabled (CTR0, D2). Meanwhile, T8 is loaded with FFh and starts counting again. If T8 reaches 0, the timeout status bit (CTR0, D5) is set, and an interrupt can be generated if enabled (CTR0, D1). T8 then continues counting from FFH (see Figure 23 and Figure 24).



Figure 23. Demodulation Mode Count Capture Flowchart






Figure 28. Ping-Pong Mode Diagram

Initiating PING-PONG Mode

First, make sure both counter/timers are not running. Set T8 into Single-Pass mode (CTR0, D6), set T16 into SINGLE-PASS mode (CTR2, D6), and set the Ping-Pong mode (CTR1, D2; D3). These instructions can be in random order. Finally, start PING-PONG mode by enabling either T8 (CTR0, D7) or T16 (CTR2, D7). See Figure 29.





The initial value of T8 or T16 must not be 1. Stopping the timer and restarting the timer reloads the initial value to avoid an unknown previous value.



57

SMR(0F)0BH



* Default after Power On Reset or Watch-Dog Reset

* * Default setting after Reset and Stop Mode Recovery

* * * At the XOR gate input

* * * * Default setting after reset. Must be 1 if using a crystal or resonator clock source.


Figure 33. STOP Mode Recovery Register

SCLK/TCLK Divide-by-16 Select (D0)

D0 of the SMR controls a divide-by-16 prescaler of SCLK/TCLK (Figure 34). This control selectively reduces device power consumption during normal processor execution (SCLK control) and/or Halt Mode (where TCLK sources interrupt logic). After Stop Mode Recovery, this bit is set to a 0.



SMR(0F)0BH




- * Default setting after reset
- * * Set after Stop Mode Recovery
- * * * At the XOR gate input
- * * * * Default setting after reset. Must be 1 if using a crystal or resonator clock source.
- * * * * * Default setting after Power On Reset. Not reset with a Stop Mode recovery.

Figure 45. Stop Mode Recovery Register ((0F)0BH: D6–D0=Write Only, D7=Read Only)



R247 P3M(F7H)




* Default setting after reset. Not reset with a Stop Mode recovery.


Figure 49. Port 3 Mode Register (F7H: Write Only)







| 0/440.01 | MILLIMETER | | | INCH | | |
|----------|------------|----------|------|------------|-------|-------|
| SYMBOL | MIN | NOM | MAX | MIN | NOM | MAX |
| A | 1.73 | 1.85 | 1.98 | 0.068 | 0.073 | 0.078 |
| A1 | 0.05 | 0.13 | 0.21 | 0.002 | 0.005 | 0.008 |
| A2 | 1.68 | 1.73 | 1.83 | 0.066 | 0.068 | 0.072 |
| В | 0.25 | 0.30 | 0.38 | 0.010 | 0.012 | 0.015 |
| С | 0.13 | 0.15 | 0.22 | 0.005 | 0.006 | 0.009 |
| D | 7.07 | 7.20 | 7.33 | 0.278 | 0.283 | 0.289 |
| E | 5.20 | 5.30 | 5.38 | 0.205 | 0.209 | 0.212 |
| e | | 0.65 BSC | | 0.0256 BSC | | |
| Н | 7.65 | 7.80 | 7.90 | 0.301 | 0.307 | 0.311 |
| L | 0.56 | 0.75 | 0.94 | 0.022 | 0.030 | 0.037 |
| Q1 | 0.74 | 0.78 | 0.82 | 0.029 | 0.031 | 0.032 |



DETAIL A

Н

CONTROLLING DIMENSIONS : MM LEADS ARE COPLANAR WITHIN .004 INCH.

Figure 61. 20-Pin SSOP Package Diagram

ZGP323H Product Specification



Ordering Information

32KB Standard Temperature: 0° to +70°C

| | • | | |
|----------------|---------------------|----------------|---------------------|
| Part Number | Description | Part Number | Description |
| ZGP323HSH4832C | 48-pin SSOP 32K OTP | ZGP323HSS2832C | 28-pin SOIC 32K OTP |
| ZGP323HSP4032C | 40-pin PDIP 32K OTP | ZGP323HSH2032C | 20-pin SSOP 32K OTP |
| ZGP323HSK2832E | 28-pin CDIP 32K OTP | ZGP323HSK2032E | 20-pin CDIP 32K OTP |
| ZGP323HSK4032E | 40-pin CDIP 32K OTP | ZGP323HSP2032C | 20-pin PDIP 32K OTP |
| ZGP323HSH2832C | 28-pin SSOP 32K OTP | ZGP323HSS2032C | 20-pin SOIC 32K OTP |
| ZGP323HSP2832C | 28-pin PDIP 32K OTP | | |
| | | | |

32KB Extended Temperature: -40° to +105°C

| | • | | |
|----------------|---------------------|----------------|---------------------|
| Part Number | Description | Part Number | Description |
| ZGP323HEH4832C | 48-pin SSOP 32K OTP | ZGP323HES2832C | 28-pin SOIC 32K OTP |
| ZGP323HEP4032C | 40-pin PDIP 32K OTP | ZGP323HEH2032C | 20-pin SSOP 32K OTP |
| ZGP323HEH2832C | 28-pin SSOP 32K OTP | ZGP323HEP2032C | 20-pin PDIP 32K OTP |
| ZGP323HEP2832C | 28-pin PDIP 32K OTP | ZGP323HES2032C | 20-pin SOIC 32K OTP |

| 32KB Automotive Temperature: -40° to +125°C | | | | | |
|---|-----------------------|----------------|---------------------|--|--|
| Part Number | Description | Part Number | Description | | |
| ZGP323HAH4832C | 48-pin SSOP 32K OTP | ZGP323HAS2832C | 28-pin SOIC 32K OTP | | |
| ZGP323HAP4032C | 40-pin PDIP 32K OTP | ZGP323HAH2032C | 20-pin SSOP 32K OTP | | |
| ZGP323HAH2832C | 28-pin SSOP 32K OTP | ZGP323HAP2032C | 20-pin PDIP 32K OTP | | |
| ZGP323HAP2832C | 28-pin PDIP 32K OTP | ZGP323HAS2032C | 20-pin SOIC 32K OTP | | |
| Replace C with G for | r Lead-Free Packaging | | | | |



16KB Standard Temperature: 0° to +70°C

| Part Number | Description | Part Number | Description |
|----------------|---------------------|----------------|---------------------|
| ZGP323HSH4816C | 48-pin SSOP 16K OTP | ZGP323HSS2816C | 28-pin SOIC 16K OTP |
| ZGP323HSP4016C | 40-pin PDIP 16K OTP | ZGP323HSH2016C | 20-pin SSOP 16K OTP |
| ZGP323HSH2816C | 28-pin SSOP 16K OTP | ZGP323HSP2016C | 20-pin PDIP 16K OTP |
| ZGP323HSP2816C | 28-pin PDIP 16K OTP | ZGP323HSS2016C | 20-pin SOIC 16K OTP |

| 16KB Extended Temperature: -40° to +105°C | | | |
|---|---------------------|----------------|---------------------|
| Part Number | Description | Part Number | Description |
| ZGP323HEH4816C | 48-pin SSOP 16K OTP | ZGP323HES2816C | 28-pin SOIC 16K OTP |
| ZGP323HEP4016C | 40-pin PDIP 16K OTP | ZGP323HEH2016C | 20-pin SSOP 16K OTP |
| ZGP323HEH2816C | 28-pin SSOP 16K OTP | ZGP323HEP2016C | 20-pin PDIP 16K OTP |
| ZGP323HEP2816C | 28-pin PDIP 16K OTP | ZGP323HES2016C | 20-pin SOIC 16K OTP |

16KB Automotive Temperature: -40° to +125°CPart NumberDescriptionPart NumberDescriptionZGP323HAH4816C48-pin SSOP 16K OTPZGP323HAS2816C28-pin SOIC 16K OTPZGP323HAP4016C40-pin PDIP 16K OTPZGP323HAH2016C20-pin SSOP 16K OTPZGP323HAH2816C28-pin SSOP 16K OTPZGP323HAP2016C20-pin PDIP 16K OTPZGP323HAP2816C28-pin PDIP 16K OTPZGP323HAS2016C20-pin SOIC 16K OTPZGP323HAP2816C28-pin PDIP 16K OTPZGP323HAS2016C20-pin SOIC 16K OTPReplace C with G for Lead-Free Packaging





4KB Standard Temperature: 0° to +70°C

| Part Number | Description | Part Number | Description |
|----------------|--------------------|----------------|--------------------|
| ZGP323HSH4804C | 48-pin SSOP 4K OTP | ZGP323HSS2804C | 28-pin SOIC 4K OTP |
| ZGP323HSP4004C | 40-pin PDIP 4K OTP | ZGP323HSH2004C | 20-pin SSOP 4K OTP |
| ZGP323HSH2804C | 28-pin SSOP 4K OTP | ZGP323HSP2004C | 20-pin PDIP 4K OTP |
| ZGP323HSP2804C | 28-pin PDIP 4K OTP | ZGP323HSS2004C | 20-pin SOIC 4K OTP |

4KB Extended Temperature: -40° to +105°C

| | | ń | |
|----------------|--------------------|----------------|--------------------|
| Part Number | Description | Part Number | Description |
| ZGP323HEH4804C | 48-pin SSOP 4K OTP | ZGP323HES2804C | 28-pin SOIC 4K OTP |
| ZGP323HEP4004C | 40-pin PDIP 4K OTP | ZGP323HEH2004C | 20-pin SSOP 4K OTP |
| ZGP323HEH2804C | 28-pin SSOP 4K OTP | ZGP323HEP2004C | 20-pin PDIP 4K OTP |
| ZGP323HEP2804C | 28-pin PDIP 4K OTP | ZGP323HES2004C | 20-pin SOIC 4K OTP |
| | | | |

4KB Automotive Temperature: -40° to +125°C

| | • | | |
|----------------------|---------------------|----------------|--------------------|
| Part Number | Description | Part Number | Description |
| ZGP323HAH4804C | 48-pin SSOP 4K OTP | ZGP323HAS2804C | 28-pin SOIC 4K OTP |
| ZGP323HAP4004C | 40-pin PDIP 4K OTP | ZGP323HAH2004C | 20-pin SSOP 4K OTP |
| ZGP323HAH2804C | 28-pin SSOP 4K OTP | ZGP323HAP2004C | 20-pin PDIP 4K OTP |
| ZGP323HAP2804C | 28-pin PDIP 4K OTP | ZGP323HAS2004C | 20-pin SOIC 4K OTP |
| Replace C with G for | Lead-Free Packaging | | |

| Additional Components | | | |
|--|---------------------|------------------------------|--------------------|
| Part Number | Description | Part Number | Description |
| ZGP323ICE01ZEM (For 3.6V Emulation only) | Emulator/programmer | ZGP32300100ZPR (Ethernet) | Programming system |
| | | ZGP32300200ZPR (USB) | Programming system |

ZGP323H Z8[®] OTP Microcontroller with IR Timers



Numerics 16-bit counter/timer circuits 46 20-pin DIP package diagram 82 20-pin SSOP package diagram 84 28-pin DIP package diagram 86 28-pin SOICpackage diagram 85 28-pin SSOP package diagram 87 40-pin DIP package diagram 87 48-pin SSOP package diagram 89 8-bit counter/timer circuits 42 А absolute maximum ratings 10 AC characteristics 16 timing diagram 16 address spaces, basic 2 architecture 2 expanded register file 28 В basic address spaces 2 block diagram, ZLP32300 functional 3 С capacitance 11 characteristics AC 16 DC 11 clock 53 comparator inputs/outputs 25 configuration port 0 19 port 1 20 port 2 21 port 3 22 port 3 counter/timer 24 counter/timer 16-bit circuits 46 8-bit circuits 42 brown-out voltage/standby 64 clock 53 demodulation mode count capture flowchart 44

demodulation mode flowchart 45 EPROM selectable options 64 glitch filter circuitry 40 halt instruction 54 input circuit 40 interrupt block diagram 51 interrupt types, sources and vectors 52 oscillator configuration 53 output circuit 49 ping-pong mode 48 port configuration register 55 resets and WDT 63 SCLK circuit 58 stop instruction 54 stop mode recovery register 57 stop mode recovery register 2 61 stop mode recovery source 59 T16 demodulation mode 47 T16 transmit mode 46 T16 OUT in modulo-N mode 47 T16_OUT in single-pass mode 47 T8 demodulation mode 43 T8 transmit mode 40 T8 OUT in modulo-N mode 43 T8_OUT in single-pass mode 43 transmit mode flowchart 41 voltage detection and flags 65 watch-dog timer mode register 62 watch-dog timer time select 63 CTR(D)01h T8 and T16 Common Functions 35 D DC characteristics 11 demodulation mode count capture flowchart 44 flowchart 45 T1647 T8 43 description functional 25 general 2

ZGP323H Z8[®] OTP Microcontroller with IR Timers



28-pin DIP/SOIC/SSOP 6 40- and 48-pin 8 40-pin DIP 7 48-pin SSOP 8 pin functions port 0 (P07 - P00) 18 port 0 (P17 - P10) 19 port 0 configuration 19 port 1 configuration 20 port 2 (P27 - P20) 20 port 2 (P37 - P30) 21 port 2 configuration 21 port 3 configuration 22 port 3 counter/timer configuration 24 reset) 25 XTAL1 (time-based input 18 XTAL2 (time-based output) 18 ping-pong mode 48 port 0 configuration 19 port 0 pin function 18 port 1 configuration 20 port 1 pin function 19 port 2 configuration 21 port 2 pin function 20 port 3 configuration 22 port 3 pin function 21 port 3counter/timer configuration 24 port configuration register 55 power connections 3 power supply 5 program memory 25 map 26 R ratings, absolute maximum 10 register 61 CTR(D)01h 35 CTR0(D)00h 33 CTR2(D)02h 37 CTR3(D)03h 39 flag 80 HI16(D)09h 32

HI8(D)0Bh 32 interrupt priority 78 interrupt request 79 interruptmask 79 L016(D)08h 32 L08(D)0Ah 32 LVD(D)0Ch 65 pointer 80 port 0 and 1 77 port 2 configuration 75 port 3 mode 76 port configuration 55, 75 SMR2(F)0Dh 40 stack pointer high 81 stack pointer low 81 stop mode recovery 57 stop mode recovery 2 61 stop-mode recovery 73 stop-mode recovery 274 T16 control 69 T8 and T16 common control functions 67 T8/T16 control 70 TC16H(D)07h 32 TC16L(D)06h 33 TC8 control 66 TC8H(D)05h 33 TC8L(D)04h 33 voltage detection 71 watch-dog timer 75 register description Counter/Timer2 LS-Byte Hold 33 Counter/Timer2 MS-Byte Hold 32 Counter/Timer8 Control 33 Counter/Timer8 High Hold 33 Counter/Timer8 Low Hold 33 CTR2 Counter/Timer 16 Control 37 CTR3 T8/T16 Control 39 Stop Mode Recovery2 40 T16 Capture LO 32 T8 and T16 Common functions 35 T8_Capture_HI 32