



Welcome to **E-XFL.COM** 

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Obsolete
Core Processor	Z8
Core Size	8-Bit
Speed	8MHz
Connectivity	-
Peripherals	HLVD, POR, WDT
Number of I/O	24
Program Memory Size	4KB (4K x 8)
Program Memory Type	ОТР
EEPROM Size	-
RAM Size	237 x 8
Voltage - Supply (Vcc/Vdd)	2V ~ 5.5V
Data Converters	-
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	28-SOIC (0.295", 7.50mm Width)
Supplier Device Package	-
Purchase URL	https://www.e-xfl.com/product-detail/zilog/zgp323hes2804c



This publication is subject to replacement by a later edition. To determine whether a later edition exists, or to request copies of publications, contact:

### **ZiLOG Worldwide Headquarters**

532 Race Street San Jose, CA 95126-3432 Telephone: 408.558.8500

Fax: 408.558.8300 www.zilog.com

ZiLOG is a registered trademark of ZiLOG Inc. in the United States and in other countries. All other products and/or service names mentioned herein may be trademarks of the companies with which they are associated.

#### **Document Disclaimer**

©2005 by ZiLOG, Inc. All rights reserved. Information in this publication concerning the devices, applications, or technology described is intended to suggest possible uses and may be superseded. ZiLOG, INC. DOES NOT ASSUME LIABILITY FOR OR PROVIDE A REPRESENTATION OF ACCURACY OF THE INFORMATION, DEVICES, OR TECHNOLOGY DESCRIBED IN THIS DOCUMENT. ZILOG ALSO DOES NOT ASSUME LIABILITY FOR INTELLECTUAL PROPERTY INFRINGEMENT RELATED IN ANY MANNER TO USE OF INFORMATION, DEVICES, OR TECHNOLOGY DESCRIBED HEREIN OR OTHERWISE. Devices sold by ZiLOG, Inc. are covered by warranty and limitation of liability provisions appearing in the ZiLOG, Inc. Terms and Conditions of Sale. ZiLOG, Inc. makes no warranty of merchantability or fitness for any purpose. Except with the express written approval of ZiLOG, use of information, devices, or technology as critical components of life support systems is not authorized. No licenses are conveyed, implicitly or otherwise, by this document under any intellectual property rights.

Disclaimer PS023803-0305



# **Table of Contents**

Revision Historyiii
Development Features
General Description
Pin Description
Absolute Maximum Ratings
Standard Test Conditions
DC Characteristics
AC Characteristics
Pin Functions
XTAL2 Crystal 2 (Time-Based Output)       18         Port 0 (P07–P00)       18         Port 1 (P17–P10)       19
Port 2 (P27–P20)
Port 3 (P37–P30)
Functional Description
Program Memory
Expanded Register File
Stack
Timers
Expanded Register File Control Registers (0D)
Expanded Register File Control Registers (0F)
Standard Control Registers
Package Information
Ordering Information

PS023803-0305 Table of Contents




# List of Tables

Table 1.	Revision History of this Document ii
Table 2.	Features
Table 3.	Power Connections 3
Table 4.	20-Pin PDIP/SOIC/SSOP/CDIP* Pin Identification 5
Table 5.	28-Pin PDIP/SOIC/SSOP/CDIP* Pin Identification 6
Table 6.	40- and 48-Pin Configuration
Table 7.	Absolute Maximum Ratings
Table 8.	Capacitance
Table 9.	GP323HS DC Characteristics
Table 10.	GP323HE DC Characteristics
Table 11.	GP323HA DC Characteristics
Table 12.	EPROM/OTP Characteristics
Table 13.	AC Characteristics
Table 14.	Port 3 Pin Function Summary
Table 15.	CTR1(0D)01H T8 and T16 Common Functions
Table 16.	Interrupt Types, Sources, and Vectors 52
Table 17.	IRQ Register
Table 18.	SMR2(F)0DH:Stop Mode Recovery Register 2* 58
Table 19.	Stop Mode Recovery Source 60
Table 20.	Watch-Dog Timer Time Select 63
Table 21.	EPROM Selectable Options 64

PS023803-0305 List of Tables

**Table 3. Power Connections** 

Connection	Circuit	Device
Power	V <sub>CC</sub>	$V_{DD}$
Ground	GND	V <sub>SS</sub>



Note: Refer to the specific package for available pins.

Figure 1. Functional Block Diagram

PS023803-0305 General Description

15

Table 11. GP323HA DC Characteristics (Continued)

	T <sub>A</sub> = -40°C to +125°C						
Symbol	Parameter	$v_{cc}$	Min	Typ(7)	Max	Units Conditions	Notes
$V_{HVD}$	Vcc High Voltage Detection			2.7		V	

#### Notes:

- 1. All outputs unloaded, inputs at rail.
- 2. CL1 = CL2 = 100 pF.
- 3. Oscillator stopped.
- 4. Oscillator stops when  $V_{CC}$  falls below  $V_{BO}$  limit.
- 5. It is strongly recommended to add a filter capacitor (minimum 0.1 μF), physically close to VCC and V<sub>SS</sub> pins if operating voltage fluctuations are anticipated, such as those resulting from driving an Infrared LED.
- 6. Comparator and Timers are on. Interrupt disabled.
- 7. Typical values shown are at 25 degrees C.

Table 12. EPROM/OTP Characteristics

Symbol	Parameter	Min.	Тур.	Max.	Unit	Notes
	Erase Time	15			Minutes	1,3
	Data Retention @ use years		10		Years	2
	Program/Erase Endurance	100			Cycles	1

#### Notes:

1. For windowed cerdip package only.

2. Standard: 0°C to 70°C; Extended: -40°C to +105°C; Automotive: -40°C to +125°C. Determined using the Arrhenius model, which is an industry standard for estimating data retention of floating gate technologies:

AF = exp[(Ea/k)\*(1/Tuse - 1/TStress)]

Where:

Ea is the intrinsic activation energy (eV; typ. 0.8)

k is Boltzman's constant (8.67 x 10-5 eV/°K)

°K = -273.16°C

Tuse = Use Temperature in °K

TStress = Stress Temperature in °K

3. At a stable UV Lamp output of 20mW/CM<sup>2</sup>

PS023803-0305 DC Characteristics




Figure 13. Port 3 Counter/Timer Output Configuration

PS023803-0305 Pin Functions

29

The upper nibble of the register pointer (see Figure 16) selects which working register group, of 16 bytes in the register file, is accessed out of the possible 256. The lower nibble selects the expanded register file bank and, in the case of the Z8 GP family, banks 0, F, and D are implemented. A  $_{\rm OH}$  in the lower nibble allows the normal register file (bank 0) to be addressed. Any other value from  $_{\rm 1H}$  to  $_{\rm FH}$  exchanges the lower 16 registers to an expanded register bank.




Figure 16. Register Pointer

Example: Z8 GP: (See Figure 15 on page 28)

R253 RP = 00h

R0 = Port 0

R1 = Port 1

R2 = Port 2

R3 = Port 3

But if:

R253 RP = 0Dh

R0 = CTR0

R1 = CTR1

R2 = CTR2

R3 = Reserved

Table 15. CTR0(D)00H Counter/Timer8 Control Register (Continued)

Field	Bit Position		Value	Description
Counter_INT_Mask	1-	R/W	0** 1	Disable Time-Out Interrupt Enable Time-Out Interrupt
P34_Out	0	R/W	0* 1	P34 as Port Output T8 Output on P34

#### Note:

#### T8 Enable

This field enables T8 when set (written) to 1.

## Single/Modulo-N

When set to 0 (Modulo-N), the counter reloads the initial value when the terminal count is reached. When set to 1 (single-pass), the counter stops when the terminal count is reached.

## **Timeout**

This bit is set when T8 times out (terminal count reached). To reset this bit, write a 1 to its location.



**Caution:** Writing a 1 is the only way to reset the Terminal Count status condition. Reset this bit before using/enabling the counter/timers.

> The first clock of T8 might not have complete clock width and can occur any time when enabled.



**Note:** Take care when using the OR or AND commands to manipulate CTR0, bit 5 and CTR1, bits 0 and 1 (Demodulation Mode). These instructions use a Read-Modify-Write sequence in which the current status from the CTR0 and CTR1 registers is ORed or ANDed with the designated value and then written back into the registers.

#### T8 Clock

This bit defines the frequency of the input signal to T8.

<sup>\*</sup>Indicates the value upon Power-On Reset.

<sup>\*\*</sup>Indicates the value upon Power-On Reset. Not reset with a Stop Mode recovery.

Table 17. CTR2(D)02H: Counter/Timer16 Control Register

Field	<b>Bit Position</b>		Value	Description
T16_Enable	7	R	0*	Counter Disabled
			1	Counter Enabled
		W	0	Stop Counter
			1	Enable Counter
Single/Modulo-N	-6	R/W		Transmit Mode
			0*	Modulo-N
			1	Single Pass
				Demodulation Mode
			0	T16 Recognizes Edge
			1	T16 Does Not Recognize Edge
Time_Out	5	R	0*	No Counter Timeout
			1	Counter Timeout
				Occurred
		W	0	No Effect
			1	Reset Flag to 0
T16 _Clock	43	R/W	00**	SCLK
			01	SCLK/2
			10	SCLK/4
			11	SCLK/8
Capture_INT_Mask	2	R/W	0**	Disable Data Capture Int.
			1	Enable Data Capture Int.
Counter_INT_Mask	1-	R/W	0*	Disable Timeout Int.
				Enable Timeout Int.
P35_Out	0	R/W	0*	P35 as Port Output
			1	T16 Output on P35

## Note:

## T16\_Enable

This field enables T16 when set to 1.

## Single/Modulo-N

In TRANSMIT Mode, when set to 0, the counter reloads the initial value when it reaches the terminal count. When set to 1, the counter stops when the terminal count is reached.

<sup>\*</sup>Indicates the value upon Power-On Reset.

<sup>\*\*</sup>Indicates the value upon Power-On Reset. Not reset with a Stop Mode recovery.

In Demodulation Mode, when set to 0, T16 captures and reloads on detection of all the edges. When set to 1, T16 captures and detects on the first edge but ignores the subsequent edges. For details, see the description of T16 Demodulation Mode on page 47.

## Time\_Out

This bit is set when T16 times out (terminal count reached). To reset the bit, write a 1 to this location.

### T16 Clock

This bit defines the frequency of the input signal to Counter/Timer16.

## Capture\_INT\_Mask

This bit is set to allow an interrupt when data is captured into LO16 and HI16.

## Counter\_INT\_Mask

Set this bit to allow an interrupt when T16 times out.

## P35\_Out

This bit defines whether P35 is used as a normal output pin or T16 output.

### CTR3 T8/T16 Control Register—CTR3(D)03H

Table 18 lists and briefly describes the fields for this register. This register allows the  $T_8$  and  $T_{16}$  counters to be synchronized.

Table 18. CTR3 (D)03H: T8/T16 Control Register

Field	Bit Position		Value	Description
T <sub>16</sub> Enable	7	R	0*	Counter Disabled
		R	1	Counter Enabled
		W	0	Stop Counter
		W	1	Enable Counter
T <sub>8</sub> Enable	-6	R	0*	Counter Disabled
-		R	1	Counter Enabled
		W	0	Stop Counter
		W	1	Enable Counter
Sync Mode	5	R/W	0**	Disable Sync Mode
•			1	Enable Sync Mode

Table 18. CTR3 (D)03H: T8/T16 Control Register (Continued)

Field	Bit Position		Value	Description
Reserved	43210	R	1	Always reads 11111
		W	X	No Effect

<sup>\*</sup>Indicates the value upon Power-On Reset.

### Counter/Timer Functional Blocks

## **Input Circuit**

The edge detector monitors the input signal on P31 or P20. Based on CTR1 D5–D4, a pulse is generated at the Pos Edge or Neg Edge line when an edge is detected. Glitches in the input signal that have a width less than specified (CTR1 D3, D2) are filtered out (see Figure 18).




Figure 18. Glitch Filter Circuitry

### **T8 Transmit Mode**

Before T8 is enabled, the output of T8 depends on CTR1, D1. If it is 0, T8\_OUT is 1; if it is 1, T8\_OUT is 0. See Figure 19.

<sup>\*\*</sup>Indicates the value upon Power-On Reset. Not reset with a Stop Mode recovery.




Figure 19. Transmit Mode Flowchart

**Note:** The letter h denotes hexadecimal values.

Transition from 0 to FFh is not a timeout condition.

 $\Lambda$ 

**Caution:** Using the same instructions for stopping the counter/timers and setting the status bits is not recommended.

Two successive commands are necessary. First, the counter/timers must be stopped. Second, the status bits must be reset. These commands are required because it takes one counter/timer clock interval for the initiated event to actually occur. See Figure 21 and Figure 22.




Figure 21. T8\_OUT in Single-Pass Mode




Figure 22. T8\_OUT in Modulo-N Mode

#### **T8 Demodulation Mode**

The user must program TC8L and TC8H to FFH. After T8 is enabled, when the first edge (rising, falling, or both depending on CTR1, D5; D4) is detected, it starts to count down. When a subsequent edge (rising, falling, or both depending on CTR1, D5; D4) is detected during counting, the current value of T8 is complemented and put into one of the capture registers. If it is a positive edge, data is put




Figure 24. Demodulation Mode Flowchart



Do not load these registers at the time the values are to be loaded into the counter/timer to ensure known operation. An initial count of 1 is not allowed. An initial count of 0 causes T16 to count from 0 to FFFFH to FFFEH. Transition from 0 to FFFFH is not a timeout condition.




Figure 26. T16\_OUT in Single-Pass Mode




Figure 27. T16\_OUT in Modulo-N Mode

#### **T16 DEMODULATION Mode**

The user must program TC16L and TC16H to FFH. After T16 is enabled, and the first edge (rising, falling, or both depending on CTR1 D5; D4) is detected, T16 captures H116 and LO16, reloads, and begins counting.

## If D6 of CTR2 Is 0

When a subsequent edge (rising, falling, or both depending on CTR1, D5; D4) is detected during counting, the current count in T16 is complemented and put into HI16 and LO16. When data is captured, one of the edge detect status bits (CTR1, D1; D0) is set, and an interrupt is generated if enabled (CTR2, D2). T16 is loaded with FFFFH and starts again.

This T16 mode is generally used to measure space time, the length of time between bursts of carrier signal (marks).

55


```
FF NOP ; clear the pipeline 6F Stop ; enter Stop Mode

Or

FF NOP ; clear the pipeline 7F HALT ; enter HALT Mode
```

## **Port Configuration Register**

The Port Configuration (PCON) register (Figure 32) configures the comparator output on Port 3. It is located in the expanded register 2 at Bank F, location 00. PCON(FH)00H



<sup>\*</sup> Default setting after reset

Figure 32. Port Configuration Register (PCON) (Write Only)

## **Comparator Output Port 3 (D0)**


Bit 0 controls the comparator used in Port 3. A 1 in this location brings the comparator outputs to P34 and P37, and a 0 releases the Port to its standard I/O configuration.

## Port 1 Output Mode (D1)

Bit 1 controls the output mode of port 1. A 1 in this location sets the output to push-pull, and a 0 sets the output to open-drain.

## **Expanded Register File Control Registers (0D)**

The expanded register file control registers (0D) are depicted in Figure 39 through Figure 43.



<sup>\*</sup> Default setting after reset.

Figure 39. TC8 Control Register ((0D)O0H: Read/Write Except Where Noted)

<sup>\* \*</sup> Default setting after Reset.. Not reset with a Stop-Mode recovery.

## CTR2(0D)02H





Figure 41. T16 Control Register ((0D) 2H: Read/Write Except Where Noted)

## LVD(0D)0CH



<sup>\*</sup> Default setting after reset.

Figure 43. Voltage Detection Register

Note: Do not modify register P01M while checking a low-voltage condition. Switching noise of both ports 0 and 1 together might trigger the LVD flag.

## **Expanded Register File Control Registers (0F)**

The expanded register file control registers (0F) are depicted in Figures 44 through Figure 57.

## **Ordering Information**

32KB Standard Temperature: 0° to +70°C						
Part Number	Description	Part Number	Description			
ZGP323HSH4832C	48-pin SSOP 32K OTP	ZGP323HSS2832C	28-pin SOIC 32K OTP			
ZGP323HSP4032C	40-pin PDIP 32K OTP	ZGP323HSH2032C	20-pin SSOP 32K OTP			
ZGP323HSK2832E	28-pin CDIP 32K OTP	ZGP323HSK2032E	20-pin CDIP 32K OTP			
ZGP323HSK4032E	40-pin CDIP 32K OTP	ZGP323HSP2032C	20-pin PDIP 32K OTP			
ZGP323HSH2832C	28-pin SSOP 32K OTP	ZGP323HSS2032C	20-pin SOIC 32K OTP			
ZGP323HSP2832C	28-pin PDIP 32K OTP					

32KB Extended Temperature: -40° to +105°C						
Part Number	Description	Part Number	Description			
ZGP323HEH4832C	48-pin SSOP 32K OTP	ZGP323HES2832C	28-pin SOIC 32K OTP			
ZGP323HEP4032C	40-pin PDIP 32K OTP	ZGP323HEH2032C	20-pin SSOP 32K OTP			
ZGP323HEH2832C	28-pin SSOP 32K OTP	ZGP323HEP2032C	20-pin PDIP 32K OTP			
ZGP323HEP2832C	28-pin PDIP 32K OTP	ZGP323HES2032C	20-pin SOIC 32K OTP			

32KB Automotive Temperature: -40° to +125°C			
Part Number	Description	Part Number	Description
ZGP323HAH4832C	48-pin SSOP 32K OTP	ZGP323HAS2832C	28-pin SOIC 32K OTP
ZGP323HAP4032C	40-pin PDIP 32K OTP	ZGP323HAH2032C	20-pin SSOP 32K OTP
ZGP323HAH2832C	28-pin SSOP 32K OTP	ZGP323HAP2032C	20-pin PDIP 32K OTP
ZGP323HAP2832C	28-pin PDIP 32K OTP	ZGP323HAS2032C	20-pin SOIC 32K OTP
Replace C with G fo	r Lead-Free Packaging		

PS023803-0305 Ordering Information