




Welcome to [E-XFL.COM](http://E-XFL.COM)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

|                            |                                                                                                                                           |
|----------------------------|-------------------------------------------------------------------------------------------------------------------------------------------|
| Product Status             | Obsolete                                                                                                                                  |
| Core Processor             | Z8                                                                                                                                        |
| Core Size                  | 8-Bit                                                                                                                                     |
| Speed                      | 8MHz                                                                                                                                      |
| Connectivity               | -                                                                                                                                         |
| Peripherals                | HLVD, POR, WDT                                                                                                                            |
| Number of I/O              | 24                                                                                                                                        |
| Program Memory Size        | 4KB (4K x 8)                                                                                                                              |
| Program Memory Type        | OTP                                                                                                                                       |
| EEPROM Size                | -                                                                                                                                         |
| RAM Size                   | 237 x 8                                                                                                                                   |
| Voltage - Supply (Vcc/Vdd) | 2V ~ 5.5V                                                                                                                                 |
| Data Converters            | -                                                                                                                                         |
| Oscillator Type            | Internal                                                                                                                                  |
| Operating Temperature      | -40°C ~ 105°C (TA)                                                                                                                        |
| Mounting Type              | Surface Mount                                                                                                                             |
| Package / Case             | 28-SOIC (0.295", 7.50mm Width)                                                                                                            |
| Supplier Device Package    | -                                                                                                                                         |
| Purchase URL               | <a href="https://www.e-xfl.com/product-detail/zilog/zgp323hes2804c00tr">https://www.e-xfl.com/product-detail/zilog/zgp323hes2804c00tr</a> |



# Table of Contents

|                                                         |     |
|---------------------------------------------------------|-----|
| Revision History . . . . .                              | iii |
| Development Features . . . . .                          | 1   |
| General Description . . . . .                           | 2   |
| Pin Description . . . . .                               | 4   |
| Absolute Maximum Ratings . . . . .                      | 10  |
| Standard Test Conditions . . . . .                      | 10  |
| DC Characteristics . . . . .                            | 11  |
| AC Characteristics . . . . .                            | 16  |
| Pin Functions . . . . .                                 | 18  |
| XTAL1 Crystal 1 (Time-Based Input) . . . . .            | 18  |
| XTAL2 Crystal 2 (Time-Based Output) . . . . .           | 18  |
| Port 0 (P07–P00) . . . . .                              | 18  |
| Port 1 (P17–P10) . . . . .                              | 19  |
| Port 2 (P27–P20) . . . . .                              | 20  |
| Port 3 (P37–P30) . . . . .                              | 21  |
| RESET (Input, Active Low) . . . . .                     | 25  |
| Functional Description . . . . .                        | 25  |
| Program Memory . . . . .                                | 25  |
| RAM . . . . .                                           | 25  |
| Expanded Register File . . . . .                        | 26  |
| Register File . . . . .                                 | 30  |
| Stack . . . . .                                         | 31  |
| Timers . . . . .                                        | 32  |
| Counter/Timer Functional Blocks . . . . .               | 40  |
| Expanded Register File Control Registers (0D) . . . . . | 66  |
| Expanded Register File Control Registers (0F) . . . . . | 71  |
| Standard Control Registers . . . . .                    | 75  |
| Package Information . . . . .                           | 81  |
| Ordering Information . . . . .                          | 90  |



|                                                                                               |    |
|-----------------------------------------------------------------------------------------------|----|
| Figure 34. SCLK Circuit . . . . .                                                             | 58 |
| Figure 35. Stop Mode Recovery Source . . . . .                                                | 59 |
| Figure 36. Stop Mode Recovery Register 2 ((0F)DH:D2–D4, D6 Write Only) . .                    | 61 |
| Figure 37. Watch-Dog Timer Mode Register (Write Only) . . . . .                               | 62 |
| Figure 38. Resets and WDT . . . . .                                                           | 63 |
| Figure 39. TC8 Control Register ((0D)00H: Read/Write Except Where Noted) .                    | 66 |
| Figure 40. T8 and T16 Common Control Functions ((0D)01H: Read/Write) . .                      | 67 |
| Figure 41. T16 Control Register ((0D) 2H: Read/Write Except Where Noted) .                    | 69 |
| Figure 42. T8/T16 Control Register (0D)03H: Read/Write (Except Where<br>Noted) . . . . .      | 70 |
| Figure 43. Voltage Detection Register . . . . .                                               | 71 |
| Figure 44. Port Configuration Register (PCON)(0F)00H: Write Only) . . . . .                   | 72 |
| Figure 45. Stop Mode Recovery Register ((0F)0BH: D6–D0=Write Only,<br>D7=Read Only) . . . . . | 73 |
| Figure 46. Stop Mode Recovery Register 2 ((0F)0DH:D2–D4, D6 Write Only) .                     | 74 |
| Figure 47. Watch-Dog Timer Register ((0F) 0FH: Write Only) . . . . .                          | 75 |
| Figure 48. Port 2 Mode Register (F6H: Write Only) . . . . .                                   | 75 |
| Figure 49. Port 3 Mode Register (F7H: Write Only) . . . . .                                   | 76 |
| Figure 50. Port 0 and 1 Mode Register (F8H: Write Only) . . . . .                             | 77 |
| Figure 51. Interrupt Priority Register (F9H: Write Only) . . . . .                            | 78 |
| Figure 52. Interrupt Request Register (FAH: Read/Write) . . . . .                             | 79 |
| Figure 53. Interrupt Mask Register (FBH: Read/Write) . . . . .                                | 79 |
| Figure 54. Flag Register (FCH: Read/Write) . . . . .                                          | 80 |
| Figure 55. Register Pointer (FDH: Read/Write) . . . . .                                       | 80 |
| Figure 56. Stack Pointer High (FEH: Read/Write) . . . . .                                     | 81 |
| Figure 57. Stack Pointer Low (FFH: Read/Write) . . . . .                                      | 81 |
| Figure 58. 20-Pin CDIP Package . . . . .                                                      | 82 |
| Figure 59. 20-Pin PDIP Package Diagram . . . . .                                              | 82 |
| Figure 60. 20-Pin SOIC Package Diagram . . . . .                                              | 83 |
| Figure 61. 20-Pin SSOP Package Diagram . . . . .                                              | 84 |
| Figure 62. 28-Pin SOIC Package Diagram . . . . .                                              | 85 |
| Figure 63. 28-Pin CDIP Package Diagram . . . . .                                              | 86 |
| Figure 64. 28-Pin PDIP Package Diagram . . . . .                                              | 86 |
| Figure 65. 28-Pin SSOP Package Diagram . . . . .                                              | 87 |
| Figure 66. 40-Pin PDIP Package Diagram . . . . .                                              | 87 |
| Figure 67. 40-Pin CDIP Package Diagram . . . . .                                              | 88 |




Figure 2. Counter/Timers Diagram

## Pin Description

The pin configuration for the 20-pin PDIP/SOIC/SSOP is illustrated in Figure 3 and described in Table 4. The pin configuration for the 28-pin PDIP/SOIC/SSOP are depicted in Figure 4 and described in Table 5. The pin configurations for the 40-pin PDIP and 48-pin SSOP versions are illustrated in Figure 5, Figure 6, and described in Table 6.

For customer engineering code development, a UV eraseable windowed cerdip packaging is offered in 20-pin, 28-pin, and 40-pin configurations. ZILOG does not recommend nor guarantee these packages for use in production.




Figure 6. 48-Pin SSOP Pin Configuration

Table 6. 40- and 48-Pin Configuration

| 40-Pin PDIP # | 48-Pin SSOP # | Symbol |
|---------------|---------------|--------|
| 26            | 31            | P00    |
| 27            | 32            | P01    |
| 30            | 35            | P02    |
| 34            | 41            | P03    |
| 5             | 5             | P04    |
| 6             | 7             | P05    |
| 7             | 8             | P06    |
| 10            | 11            | P07    |
| 28            | 33            | P10    |
| 29            | 34            | P11    |
| 32            | 39            | P12    |



Table 10. GP323HE DC Characteristics (Continued)

| Symbol              | Parameter                                   | V <sub>CC</sub> | T <sub>A</sub> = -40°C to +105°C |        |                          | Units | Conditions                                                 | Notes   |
|---------------------|---------------------------------------------|-----------------|----------------------------------|--------|--------------------------|-------|------------------------------------------------------------|---------|
|                     |                                             |                 | Min                              | Typ(7) | Max                      |       |                                                            |         |
| V <sub>OH2</sub>    | Output High Voltage<br>(P36, P37, P00, P01) | 2.0-5.5         | V <sub>CC</sub> -0.8             |        |                          | V     | I <sub>OH</sub> = -7mA                                     |         |
| V <sub>OL1</sub>    | Output Low Voltage                          | 2.0-5.5         |                                  |        | 0.4                      | V     | I <sub>OL</sub> = 4.0mA                                    |         |
| V <sub>OL2</sub>    | Output Low Voltage<br>(P00, P01, P36, P37)  | 2.0-5.5         |                                  |        | 0.8                      | V     | I <sub>OL</sub> = 10mA                                     |         |
| V <sub>OFFSET</sub> | Comparator Input<br>Offset Voltage          | 2.0-5.5         |                                  |        | 25                       | mV    |                                                            |         |
| V <sub>REF</sub>    | Comparator<br>Reference<br>Voltage          | 2.0-5.5         | 0                                |        | V <sub>DD</sub><br>-1.75 | V     |                                                            |         |
| I <sub>IL</sub>     | Input Leakage                               | 2.0-5.5         | -1                               |        | 1                        | μA    | V <sub>IN</sub> = 0V, V <sub>CC</sub><br>Pull-ups disabled |         |
| R <sub>PU</sub>     | Pull-up Resistance                          | 2.0V            | 200.0                            |        | 700.0                    | KΩ    | V <sub>IN</sub> = 0V; Pullups selected by mask<br>option   |         |
|                     |                                             | 3.6V            | 50.0                             |        | 300.0                    | KΩ    |                                                            |         |
|                     |                                             | 5.0V            | 25.0                             |        | 175.0                    | KΩ    |                                                            |         |
| I <sub>OL</sub>     | Output Leakage                              | 2.0-5.5         | -1                               |        | 1                        | μA    | V <sub>IN</sub> = 0V, V <sub>CC</sub>                      |         |
| I <sub>CC</sub>     | Supply Current                              | 2.0V            |                                  | 1      | 3                        | mA    | at 8.0 MHz                                                 | 1, 2    |
|                     |                                             | 3.6V            |                                  | 5      | 10                       | mA    | at 8.0 MHz                                                 | 1, 2    |
|                     |                                             | 5.5V            |                                  | 10     | 15                       | mA    | at 8.0 MHz                                                 | 1, 2    |
| I <sub>CC1</sub>    | Standby Current<br>(HALT Mode)              | 2.0V            |                                  | 0.5    | 1.6                      | mA    | V <sub>IN</sub> = 0V, Clock at 8.0MHz                      | 1, 2, 6 |
|                     |                                             | 3.6V            |                                  | 0.8    | 2.0                      | mA    | V <sub>IN</sub> = 0V, Clock at 8.0MHz                      | 1, 2, 6 |
|                     |                                             | 5.5V            |                                  | 1.3    | 3.2                      | mA    | V <sub>IN</sub> = 0V, Clock at 8.0MHz                      | 1, 2, 6 |
| I <sub>CC2</sub>    | Standby Current (Stop<br>Mode)              | 2.0V            |                                  | 1.6    | 12                       | μA    | V <sub>IN</sub> = 0 V, V <sub>CC</sub> WDT not Running     | 3       |
|                     |                                             | 3.6V            |                                  | 1.8    | 15                       | μA    | V <sub>IN</sub> = 0 V, V <sub>CC</sub> WDT not Running     | 3       |
|                     |                                             | 5.5V            |                                  | 1.9    | 18                       | μA    | V <sub>IN</sub> = 0 V, V <sub>CC</sub> WDT not Running     | 3       |
|                     |                                             | 2.0V            |                                  | 5      | 30                       | μA    | V <sub>IN</sub> = 0 V, V <sub>CC</sub> WDT is Running      | 3       |
|                     |                                             | 3.6V            |                                  | 8      | 40                       | μA    | V <sub>IN</sub> = 0 V, V <sub>CC</sub> WDT is Running      | 3       |
|                     |                                             | 5.5V            |                                  | 15     | 60                       | μA    | V <sub>IN</sub> = 0 V, V <sub>CC</sub> WDT is Running      | 3       |
| I <sub>LV</sub>     | Standby Current<br>(Low Voltage)            |                 |                                  | 1.2    | 6                        | μA    | Measured at 1.3V                                           | 4       |
| V <sub>BO</sub>     | V <sub>CC</sub> Low Voltage<br>Protection   |                 |                                  | 1.9    | 2.15                     | V     | 8MHz maximum<br>Ext. CLK Freq.                             |         |
| V <sub>LVD</sub>    | V <sub>CC</sub> Low Voltage<br>Detection    |                 |                                  | 2.4    |                          | V     |                                                            |         |
| V <sub>HVD</sub>    | V <sub>CC</sub> High Voltage<br>Detection   |                 |                                  | 2.7    |                          | V     |                                                            |         |

**Notes:**

1. All outputs unloaded, inputs at rail.
2. CL1 = CL2 = 100 pF.
3. Oscillator stopped.
4. Oscillator stops when V<sub>CC</sub> falls below V<sub>BO</sub> limit.
5. It is strongly recommended to add a filter capacitor (minimum 0.1 μF), physically close to V<sub>CC</sub> and V<sub>SS</sub> pins if operating voltage fluctuations are anticipated, such as those resulting from driving an Infrared LED.
6. Comparator and Timers are on. Interrupt disabled.
7. Typical values shown are at 25 degrees C.




Figure 14. Program Memory Map (32K OTP)

## Expanded Register File

The register file has been expanded to allow for additional system control registers and for mapping of additional peripheral devices into the register address area. The Z8<sup>®</sup> register address space (R0 through R15) has been implemented as 16 banks, with 16 registers per bank. These register groups are known as the



**Capture\_INT\_Mask**

Set this bit to allow an interrupt when data is captured into either LO8 or HI8 upon a positive or negative edge detection in demodulation mode.

**Counter\_INT\_Mask**

Set this bit to allow an interrupt when T8 has a timeout.

**P34\_Out**

This bit defines whether P34 is used as a normal output pin or the T8 output.

**T8 and T16 Common Functions—CTR1(0D)01H**

This register controls the functions in common with the T8 and T16.

Table 16 lists and briefly describes the fields for this register.

**Table 16. CTR1(0D)01H T8 and T16 Common Functions**

| Field                         | Bit Position |     | Value | Description       |
|-------------------------------|--------------|-----|-------|-------------------|
| Mode                          | 7-----       | R/W | 0*    | Transmit Mode     |
|                               |              |     |       | Demodulation Mode |
| P36_Out/<br>Demodulator_Input | -6-----      | R/W | 0*    | Transmit Mode     |
|                               |              |     | 1     | Port Output       |
|                               |              |     |       | T8/T16 Output     |
|                               |              |     | 0*    | Demodulation Mode |
|                               |              |     | 1     | P31               |
|                               |              |     |       | P20               |
| T8/T16_Logic/<br>Edge_Detect  | --54----     | R/W |       | Transmit Mode     |
|                               |              |     | 00**  | AND               |
|                               |              |     | 01    | OR                |
|                               |              |     | 10    | NOR               |
|                               |              |     | 11    | NAND              |
|                               |              |     |       | Demodulation Mode |
|                               |              |     | 00**  | Falling Edge      |
|                               |              |     | 01    | Rising Edge       |
|                               |              |     | 10    | Both Edges        |
|                               |              |     | 11    | Reserved          |




Figure 19. Transmit Mode Flowchart

into LO8; if it is a negative edge, data is put into HI8. From that point, one of the edge detect status bits (CTR1, D1; D0) is set, and an interrupt can be generated if enabled (CTR0, D2). Meanwhile, T8 is loaded with FFh and starts counting again. If T8 reaches 0, the timeout status bit (CTR0, D5) is set, and an interrupt can be generated if enabled (CTR0, D1). T8 then continues counting from FFh (see Figure 23 and Figure 24).




Figure 23. Demodulation Mode Count Capture Flowchart



### During PING-PONG Mode

The enable bits of T8 and T16 (CTR0, D7; CTR2, D7) are set and cleared alternately by hardware. The timeout bits (CTR0, D5; CTR2, D5) are set every time the counter/timers reach the terminal count.

### Interrupts

The ZGP323H features six different interrupts (Table 19). The interrupts are maskable and prioritized (Figure 30). The six sources are divided as follows: three sources are claimed by Port 3 lines P33–P31, two by the counter/timers (Table 19) and one for low voltage detection. The Interrupt Mask Register (globally or individually) enables or disables the six interrupt requests.


The source for IRQ is determined by bit 1 of the Port 3 mode register (P3M). When in digital mode, Pin P33 is the source. When in analog mode the output of the Stop mode recovery source logic is used as the source for the interrupt. See Figure 35, Stop Mode Recovery Source, on page 59.

### Watch-Dog Timer Mode Register (WDTMR)

The Watch-Dog Timer (WDT) is a retriggerable one-shot timer that resets the Z8<sup>®</sup> CPU if it reaches its terminal count. The WDT must initially be enabled by executing the WDT instruction. On subsequent executions of the WDT instruction, the WDT is refreshed. The WDT circuit is driven by an on-board RC-oscillator. The WDT instruction affects the Zero (Z), Sign (S), and Overflow (V) flags.

The POR clock source the internal RC-oscillator. Bits 0 and 1 of the WDT register control a tap circuit that determines the minimum timeout period. Bit 2 determines whether the WDT is active during HALT, and Bit 3 determines WDT activity during Stop. Bits 4 through 7 are reserved (Figure 37). This register is accessible only during the first 60 processor cycles (120 XTAL clocks) from the execution of the first instruction after Power-On-Reset, Watch-Dog Reset, or a Stop-Mode Recovery (Figure 36). After this point, the register cannot be modified by any means (intentional or otherwise). The WDTMR cannot be read. The register is located in Bank F of the Expanded Register Group at address location 0Fh. It is organized as shown in Figure 37.

WDTMR(0F)0Fh



\* Default setting after reset

**Figure 37. Watch-Dog Timer Mode Register (Write Only)**

#### WDT Time Select (D0, D1)

This bit selects the WDT time period. It is configured as indicated in Table 23.




- **Notes:** Take care in differentiating the Transmit Mode from Demodulation Mode. Depending on which of these two modes is operating, the CTR1 bit has different functions.

Changing from one mode to another cannot be performed without disabling the counter/timers.



CTR2(0D)02H



\* Default setting after Reset  
\*\*Default setting after Reset. Not reset with a Stop-Mode recovery.

Figure 41. T16 Control Register ((0D) 2H: Read/Write Except Where Noted)



R252 Flags(FCH)





Figure 54. Flag Register (FCH: Read/Write)

R253 RP(FDH)



Default setting after reset = 0000 0000

Figure 55. Register Pointer (FDH: Read/Write)




Figure 56. Stack Pointer High (FEH: Read/Write)




Figure 57. Stack Pointer Low (FFH: Read/Write)

Package Information

Package information for all versions of ZGP323H is depicted in Figures 59 through Figure 68.





Figure 61. 20-Pin SSOP Package Diagram



| SYMBOL | MILLIMETER |       | INCH     |      |
|--------|------------|-------|----------|------|
|        | MIN        | MAX   | MIN      | MAX  |
| A      | 2.40       | 2.64  | .094     | .104 |
| A1     | 0.10       | 0.30  | .004     | .012 |
| A2     | 2.24       | 2.44  | .088     | .096 |
| B      | 0.36       | 0.46  | .014     | .018 |
| C      | 0.23       | 0.30  | .009     | .012 |
| D      | 17.78      | 18.00 | .700     | .710 |
| E      | 7.40       | 7.60  | .291     | .299 |
| @      | 1.27 BSC   |       | .050 BSC |      |
| H      | 10.00      | 10.65 | .394     | .419 |
| h      | 0.30       | 0.71  | .012     | .028 |
| L      | 0.61       | 1.00  | .024     | .039 |
| Q1     | 0.97       | 1.09  | .038     | .043 |

CONTROLLING DIMENSIONS : MM  
LEADS ARE COPLANAR WITHIN .004 INCH.

Figure 62. 28-Pin SOIC Package Diagram





Figure 67. 40-Pin CDIP Package Diagram



| SYMBOL | MILLIMETER |       | INCH      |        |
|--------|------------|-------|-----------|--------|
|        | MIN        | MAX   | MIN       | MAX    |
| A      | 2.41       | 2.79  | 0.095     | 0.110  |
| A1     | 0.23       | 0.38  | 0.009     | 0.015  |
| A2     | 2.18       | 2.39  | 0.086     | 0.094  |
| b      | 0.20       | 0.34  | 0.008     | 0.0135 |
| c      | 0.13       | 0.25  | 0.005     | 0.010  |
| D      | 15.75      | 16.00 | 0.620     | 0.630  |
| E      | 7.39       | 7.59  | 0.291     | 0.299  |
| ⓐ      | 0.635 BSC  |       | 0.025 BSC |        |
| H      | 10.16      | 10.41 | 0.400     | 0.410  |
| L      | 0.51       | 1.016 | 0.020     | 0.040  |

CONTROLLING DIMENSIONS : MM  
LEADS ARE COPLANAR WITHIN .004 INCH

Figure 68. 48-Pin SSOP Package Design

► **Note:** Check with ZiLOG on the actual bonding diagram and coordinate for chip-on-board assembly.