

Welcome to [E-XFL.COM](http://www.e-xfl.com)

#### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "[Embedded - Microcontrollers](#)"

##### Details

Product Status	Obsolete
Core Processor	Z8
Core Size	8-Bit
Speed	8MHz
Connectivity	-
Peripherals	HLVD, POR, WDT
Number of I/O	16
Program Memory Size	8KB (8K x 8)
Program Memory Type	OTP
EEPROM Size	-
RAM Size	237 x 8
Voltage - Supply (Vcc/Vdd)	2V ~ 5.5V
Data Converters	-
Oscillator Type	Internal
Operating Temperature	0°C ~ 70°C (TA)
Mounting Type	Surface Mount
Package / Case	20-SSOP (0.209", 5.30mm Width)
Supplier Device Package	-
Purchase URL	<a href="https://www.e-xfl.com/product-detail/zilog/zgp323hsh2008g">https://www.e-xfl.com/product-detail/zilog/zgp323hsh2008g</a>



## Revision History

Each instance in Table 1 reflects a change to this document from its previous revision. To see more detail, click the appropriate link in the table.

**Table 1. Revision History of this Document**

Date	Revision Level	Section	Description	Page #
December 2004	02		Changed low power consumption, STOP and HALT mode current values, deleted mask option note, clarified temperature ranges in Tables 6 and 8 and 10. Added new Tables 9 and 10. Also added Characterization data to Table 11 and changed Program/Erase Endurance value in Table 12.	1,2,10 11,12, 13,14, 15
			Removed Preliminary designation	All
March 2005	03		Minor change to Table 9 Electrical Characteristics. Added 20, 28 and 40-pin CDIP parts in the Ordering Section.	11,90



# Table of Contents

Revision History .....	iii
Development Features.....	1
General Description .....	2
Pin Description .....	4
Absolute Maximum Ratings .....	10
Standard Test Conditions .....	10
DC Characteristics .....	11
AC Characteristics .....	16
Pin Functions .....	18
XTAL1 Crystal 1 (Time-Based Input) .....	18
XTAL2 Crystal 2 (Time-Based Output) .....	18
Port 0 (P07–P00) .....	18
Port 1 (P17–P10) .....	19
Port 2 (P27–P20) .....	20
Port 3 (P37–P30) .....	21
RESET (Input, Active Low) .....	25
Functional Description .....	25
Program Memory .....	25
RAM .....	25
Expanded Register File .....	26
Register File .....	30
Stack .....	31
Timers .....	32
Counter/Timer Functional Blocks .....	40
Expanded Register File Control Registers (0D) .....	66
Expanded Register File Control Registers (0F) .....	71
Standard Control Registers .....	75
Package Information .....	81
Ordering Information .....	90



Figure 68. 48-Pin SSOP Package Design ..... 89



Table 6. 40- and 48-Pin Configuration (Continued)

40-Pin PDIP #	48-Pin SSOP #	Symbol
33	40	P13
8	9	P14
9	10	P15
12	15	P16
13	16	P17
35	42	P20
36	43	P21
37	44	P22
38	45	P23
39	46	P24
2	2	P25
3	3	P26
4	4	P27
16	19	P31
17	20	P32
18	21	P33
19	22	P34
22	26	P35
24	28	P36
23	27	P37
20	23	NC
40	47	NC
1	1	NC
21	25	RESET
15	18	XTAL1
14	17	XTAL2
11	12, 13	V <sub>DD</sub>
31	24, 37, 38	V <sub>SS</sub>
25	29	Pref1/P30
	48	NC
	6	NC
	14	NC
	30	NC
	36	NC



## Capacitance

Table 8 lists the capacitances.

**Table 8. Capacitance**

Parameter	Maximum
Input capacitance	12pF
Output capacitance	12pF
I/O capacitance	12pF

Note:  $T_A = 25^\circ C$ ,  $V_{CC} = GND = 0 V$ ,  $f = 1.0 \text{ MHz}$ , unmeasured pins returned to GND

## DC Characteristics

**Table 9. GP323HS DC Characteristics**

Symbol	Parameter	$V_{CC}$	$T_A=0^\circ C \text{ to } +70^\circ C$			Conditions	Notes
			Min	Typ(7)	Max		
$V_{CC}$	Supply Voltage		2.0		5.5	V	See Note 5
$V_{CH}$	Clock Input High Voltage	2.0-5.5	0.8 $V_{CC}$		$V_{CC}+0.3$ V	Driven by External Clock Generator	
$V_{CL}$	Clock Input Low Voltage	2.0-5.5	$V_{SS}-0.3$		0.4 V	Driven by External Clock Generator	
$V_{IH}$	Input High Voltage	2.0-5.5	0.7 $V_{CC}$		$V_{CC}+0.3$ V		
$V_{IL}$	Input Low Voltage	2.0-5.5	$V_{SS}-0.3$		0.2 $V_{CC}$ V		
$V_{OH1}$	Output High Voltage	2.0-5.5	$V_{CC}-0.4$		V	$I_{OH} = -0.5\text{mA}$	
$V_{OH2}$	Output High Voltage (P36, P37, P00, P01)	2.0-5.5	$V_{CC}-0.8$		V	$I_{OH} = -7\text{mA}$	
$V_{OL1}$	Output Low Voltage	2.0-5.5			0.4 V	$I_{OL} = 4.0\text{mA}$	
$V_{OL2}$	Output Low Voltage (P00, P01, P36, P37)	2.0-5.5			0.8 V	$I_{OL} = 10\text{mA}$	
$V_{OFFSET}$	Comparator Input Offset Voltage	2.0-5.5			25 mV		
$V_{REF}$	Comparator Reference Voltage	2.0-5.5	0		$V_{CC}$ 1.75	V	
$I_{IL}$	Input Leakage	2.0-5.5	-1		1 $\mu A$	$V_{IN} = 0V, V_{CC}$ Pull-ups disabled	
$R_{PU}$	Pull-up Resistance	2.0V	225		675 K $\Omega$	$V_{IN} = 0V$ ; Pullups selected by mask option	
		3.6V	75		275 K $\Omega$		
		5.0V	40		160 K $\Omega$		



### Comparator Inputs

In analog mode, P31 and P32 have a comparator front end. The comparator reference is supplied to P33 and Pref1. In this mode, the P33 internal data latch and its corresponding IRQ1 are diverted to the SMR sources (excluding P31, P32, and P33) as indicated in Figure 12 on page 22. In digital mode, P33 is used as D3 of the Port 3 input register, which then generates IRQ1.

- **Note:** Comparators are powered down by entering Stop Mode. For P31–P33 to be used in a Stop Mode Recovery source, these inputs must be placed into digital mode.

### Comparator Outputs

These channels can be programmed to be output on P34 and P37 through the PCON register.

### **RESET (Input, Active Low)**

Reset initializes the MCU and is accomplished either through Power-On, Watch-Dog Timer, Stop Mode Recovery, Low-Voltage detection, or external reset. During Power-On Reset and Watch-Dog Timer Reset, the internally generated reset drives the reset pin Low for the POR time. Any devices driving the external reset line must be open-drain to avoid damage from a possible conflict during reset conditions. Pull-up is provided internally.

When the Z8 GP asserts (Low) the RESET pin, the internal pull-up is disabled. The Z8 GP does not assert the RESET pin when under VBO.

- **Note:** The external Reset does not initiate an exit from STOP mode.

## Functional Description

This device incorporates special functions to enhance the Z8<sup>®</sup> functionality in consumer and battery-operated applications.

### Program Memory

This device addresses up to 32KB of OTP memory. The first 12 Bytes are reserved for interrupt vectors. These locations contain the six 16-bit vectors that correspond to the six available interrupts.


### RAM

This device features 256B of RAM. See Figure 14.

### Z8® Standard Control Registers

Expanded Reg. Bank 0/Group 15\*\*

		D7	D6	D5	D4	D3	D2	D1	D0
FF	SPL	U	U	U	U	U	U	U	U
FE	SPH	U	U	U	U	U	U	U	U
FD	RP	0	0	0	0	0	0	0	0
FC	FLAGS	U	U	U	U	U	U	U	U
FB	IMR	U	U	U	U	U	U	U	U
FA	IRQ	0	0	0	0	0	0	0	0
F9	IPR	U	U	U	U	U	U	U	U
F8	P01M	1	1	0	0	1	1	1	1
* F7	P3M	0	0	0	0	0	0	0	0
* F6	P2M	1	1	1	1	1	1	1	1
F5	Reserved	U	U	U	U	U	U	U	U
F4	Reserved	U	U	U	U	U	U	U	U
F3	Reserved	U	U	U	U	U	U	U	U
F2	Reserved	U	U	U	U	U	U	U	U
F1	Reserved	U	U	U	U	U	U	U	U
F0	Reserved	U	U	U	U	U	U	U	U



U = Unknown

\* Is not reset with a Stop-Mode Recovery

\*\* All addresses are in hexadecimal

↑ Is not reset with a Stop-Mode Recovery, except Bit 0

↑↑ Bit 5 is not reset with a Stop-Mode Recovery

↑↑↑ Bits 5,4,3,2 not reset with a Stop-Mode Recovery

↑↑↑↑ Bits 5 and 4 not reset with a Stop-Mode Recovery

↑↑↑↑↑ Bits 5,4,3,2,1 not reset with a Stop-Mode Recovery

Figure 15. Expanded Register File Architecture

**Capture\_INT\_Mask**

Set this bit to allow an interrupt when data is captured into either LO8 or HI8 upon a positive or negative edge detection in demodulation mode.

**Counter\_INT\_Mask**

Set this bit to allow an interrupt when T8 has a timeout.

**P34\_Out**

This bit defines whether P34 is used as a normal output pin or the T8 output.

**T8 and T16 Common Functions—CTR1(0D)01H**

This register controls the functions in common with the T8 and T16.

Table 16 lists and briefly describes the fields for this register.

**Table 16.CTR1(0D)01H T8 and T16 Common Functions**

Field	Bit Position	Value	Description
Mode	7-----	R/W 0*	Transmit Mode Demodulation Mode
P36_Out/ Demodulator_Input	-6-----	R/W 0*	Transmit Mode Port Output
		1	T8/T16 Output Demodulation Mode
		0*	P31
		1	P20
T8/T16_Logic/ Edge_Detect	--54----	R/W 00**	Transmit Mode AND
		01	OR
		10	NOR
		11	NAND
		00**	Demodulation Mode Falling Edge
		01	Rising Edge
		10	Both Edges
		11	Reserved



### T8/T16\_Logic/Edge\_Detect

In TRANSMIT Mode, this field defines how the outputs of T8 and T16 are combined (AND, OR, NOR, NAND).

In DEMODULATION Mode, this field defines which edge should be detected by the edge detector.

### Transmit\_Submode/Glitch Filter

In Transmit Mode, this field defines whether T8 and T16 are in the PING-PONG mode or in independent normal operation mode. Setting this field to “NORMAL OPERATION Mode” terminates the “PING-PONG Mode” operation. When set to 10, T16 is immediately forced to a 0; a setting of 11 forces T16 to output a 1.

In DEMODULATION Mode, this field defines the width of the glitch that must be filtered out.

### Initial\_T8\_Out/Rising\_Edge

In TRANSMIT Mode, if 0, the output of T8 is set to 0 when it starts to count. If 1, the output of T8 is set to 1 when it starts to count. When the counter is not enabled and this bit is set to 1 or 0, T8\_OUT is set to the opposite state of this bit. This ensures that when the clock is enabled, a transition occurs to the initial state set by CTR1, D1.

In DEMODULATION Mode, this bit is set to 1 when a rising edge is detected in the input signal. In order to reset the mode, a 1 should be written to this location.

### Initial\_T16\_Out/Falling\_Edge

In TRANSMIT Mode, if it is 0, the output of T16 is set to 0 when it starts to count. If it is 1, the output of T16 is set to 1 when it starts to count. This bit is effective only in Normal or PING-PONG Mode (CTR1, D3; D2). When the counter is not enabled and this bit is set, T16\_OUT is set to the opposite state of this bit. This ensures that when the clock is enabled, a transition occurs to the initial state set by CTR1, D0.

In DEMODULATION Mode, this bit is set to 1 when a falling edge is detected in the input signal. In order to reset it, a 1 should be written to this location.

- **Note:** Modifying CTR1 (D1 or D0) while the counters are enabled causes unpredictable output from T8/16\_OUT.

### CTR2 Counter/Timer 16 Control Register—CTR2(D)02H

Table 17 lists and briefly describes the fields for this register.



### Port 0 Output Mode (D2)

Bit 2 controls the output mode of port 0. A 1 in this location sets the output to push-pull, and a 0 sets the output to open-drain.


### Stop-Mode Recovery Register (SMR)

This register selects the clock divide value and determines the mode of Stop Mode Recovery (Figure 33). All bits are write only except bit 7, which is read only. Bit 7 is a flag bit that is hardware set on the condition of Stop recovery and reset by a power-on cycle. Bit 6 controls whether a low level or a high level at the XOR-gate input (Figure 35 on page 59) is required from the recovery source. Bit 5 controls the reset delay after recovery. Bits D2, D3, and D4 of the SMR register specify the source of the Stop Mode Recovery signal. Bits D0 determines if SCLK/TCLK are divided by 16 or not. The SMR is located in Bank F of the Expanded Register Group at address 0BH.

### Stop Mode Recovery Register 2 (SMR2)

This register determines the mode of Stop Mode Recovery for SMR2 (Figure 36).

SMR2(0F)DH



Note: If used in conjunction with SMR, either of the two specified events causes a Stop-Mode Recovery.

\* Default setting after reset

\*\* At the XOR gate input

**Figure 36. Stop Mode Recovery Register 2 ((0F)DH:D2–D4, D6 Write Only)**

If SMR2 is used in conjunction with SMR, either of the specified events causes a Stop Mode Recovery.


- **Note:** Port pins configured as outputs are ignored as an SMR or SMR2 recovery source. For example, if the NAND or P23–P20 is selected as the recovery source and P20 is configured as an output, the remaining SMR pins (P23–P21) form the NAND equation.

## Expanded Register File Control Registers (0D)

The expanded register file control registers (0D) are depicted in Figure 39 through Figure 43.

CTR0(0D)00H

D7	D6	D5	D4	D3	D2	D1	D0
----	----	----	----	----	----	----	----



\* Default setting after reset.

\*\* Default setting after Reset.. Not reset with a Stop-Mode recovery.


Figure 39. TC8 Control Register ((0D)00H: Read/Write Except Where Noted)



- ▶ **Notes:** Take care in differentiating the Transmit Mode from Demodulation Mode. Depending on which of these two modes is operating, the CTR1 bit has different functions.

Changing from one mode to another cannot be performed without disabling the counter/timers.

LVD(0D)0CH



\* Default setting after reset.

**Figure 43. Voltage Detection Register**


- **Note:** Do not modify register P01M while checking a low-voltage condition. Switching noise of both ports 0 and 1 together might trigger the LVD flag.

## Expanded Register File Control Registers (0F)

The expanded register file control registers (0F) are depicted in Figures 44 through Figure 57.

## SMR2(0F)0DH

D7	D6	D5	D4	D3	D2	D1	D0
----	----	----	----	----	----	----	----




Note: If used in conjunction with SMR, either of the two specified events causes a Stop-Mode Recovery.

\* Default setting after reset. Not reset with a Stop Mode recovery.



\*\* At the XOR gate input

**Figure 46. Stop Mode Recovery Register 2 ((0F)0DH:D2–D4, D6 Write Only)**

## R252 Flags(FCH)

**Figure 54. Flag Register (FCH: Read/Write)**

## R253 RP(FDH)



Default setting after reset = 0000 0000

**Figure 55. Register Pointer (FDH: Read/Write)**





Figure 63. 28-Pin CDIP Package Diagram



SYMBOL	OPT #	MILLIMETER		INCH	
		MIN	MAX	MIN	MAX
A1		0.38	1.02	.015	.040
A2		3.18	4.19	.125	.165
B		0.38	0.53	.015	.021
B1	01	1.40	1.65	.055	.065
	02	1.14	1.40	.045	.055
C		0.23	0.38	.009	.015
D	01	36.58	37.34	1.440	1.470
	02	35.31	35.94	1.390	1.415
E		15.24	15.75	.600	.620
E1	01	13.59	14.10	.535	.555
	02	12.83	13.08	.505	.515
e		2.54 TYP		.100 BSC	
eA		15.49	16.76	.610	.660
L		3.05	3.81	.120	.150
Q1	01	1.40	1.91	.055	.075
	02	1.40	1.78	.055	.070
S	01	1.52	2.29	.060	.090
	02	1.02	1.52	.040	.060

CONTROLLING DIMENSIONS : INCH

OPTION TABLE	
OPTION #	PACKAGE
01	STANDARD
02	IDF

Note: ZILOG supplies both options for production. Component layout  
PCB design should cover bigger option 01.

Figure 64. 28-Pin PDIP Package Diagram



## Ordering Information

---

**32KB Standard Temperature: 0° to +70°C**

---

Part Number	Description	Part Number	Description
ZGP323HSH4832C	48-pin SSOP 32K OTP	ZGP323HSS2832C	28-pin SOIC 32K OTP
ZGP323HSP4032C	40-pin PDIP 32K OTP	ZGP323HSH2032C	20-pin SSOP 32K OTP
ZGP323HSK2832E	28-pin CDIP 32K OTP	ZGP323HSK2032E	20-pin CDIP 32K OTP
ZGP323HSK4032E	40-pin CDIP 32K OTP	ZGP323HSP2032C	20-pin PDIP 32K OTP
ZGP323HSH2832C	28-pin SSOP 32K OTP	ZGP323HSS2032C	20-pin SOIC 32K OTP
ZGP323HSP2832C	28-pin PDIP 32K OTP		

---

**32KB Extended Temperature: -40° to +105°C**

---

Part Number	Description	Part Number	Description
ZGP323HEH4832C	48-pin SSOP 32K OTP	ZGP323HES2832C	28-pin SOIC 32K OTP
ZGP323HEP4032C	40-pin PDIP 32K OTP	ZGP323HEH2032C	20-pin SSOP 32K OTP
ZGP323HEH2832C	28-pin SSOP 32K OTP	ZGP323HEP2032C	20-pin PDIP 32K OTP
ZGP323HEP2832C	28-pin PDIP 32K OTP	ZGP323HES2032C	20-pin SOIC 32K OTP

---

**32KB Automotive Temperature: -40° to +125°C**

---

Part Number	Description	Part Number	Description
ZGP323HAH4832C	48-pin SSOP 32K OTP	ZGP323HAS2832C	28-pin SOIC 32K OTP
ZGP323HAP4032C	40-pin PDIP 32K OTP	ZGP323HAH2032C	20-pin SSOP 32K OTP
ZGP323HAH2832C	28-pin SSOP 32K OTP	ZGP323HAP2032C	20-pin PDIP 32K OTP
ZGP323HAP2832C	28-pin PDIP 32K OTP	ZGP323HAS2032C	20-pin SOIC 32K OTP

---

Replace C with G for Lead-Free Packaging




---

**4KB Standard Temperature: 0° to +70°C**

---

<b>Part Number</b>	<b>Description</b>	<b>Part Number</b>	<b>Description</b>
ZGP323HSH4804C	48-pin SSOP 4K OTP	ZGP323HSS2804C	28-pin SOIC 4K OTP
ZGP323HSP4004C	40-pin PDIP 4K OTP	ZGP323HSH2004C	20-pin SSOP 4K OTP
ZGP323HSH2804C	28-pin SSOP 4K OTP	ZGP323HSP2004C	20-pin PDIP 4K OTP
ZGP323HSP2804C	28-pin PDIP 4K OTP	ZGP323HSS2004C	20-pin SOIC 4K OTP

---

**4KB Extended Temperature: -40° to +105°C**

---

<b>Part Number</b>	<b>Description</b>	<b>Part Number</b>	<b>Description</b>
ZGP323HEH4804C	48-pin SSOP 4K OTP	ZGP323HES2804C	28-pin SOIC 4K OTP
ZGP323HEP4004C	40-pin PDIP 4K OTP	ZGP323HEH2004C	20-pin SSOP 4K OTP
ZGP323HEH2804C	28-pin SSOP 4K OTP	ZGP323HEP2004C	20-pin PDIP 4K OTP
ZGP323HEP2804C	28-pin PDIP 4K OTP	ZGP323HES2004C	20-pin SOIC 4K OTP

---

**4KB Automotive Temperature: -40° to +125°C**

---

<b>Part Number</b>	<b>Description</b>	<b>Part Number</b>	<b>Description</b>
ZGP323HAH4804C	48-pin SSOP 4K OTP	ZGP323HAS2804C	28-pin SOIC 4K OTP
ZGP323HAP4004C	40-pin PDIP 4K OTP	ZGP323HAH2004C	20-pin SSOP 4K OTP
ZGP323HAH2804C	28-pin SSOP 4K OTP	ZGP323HAP2004C	20-pin PDIP 4K OTP
ZGP323HAP2804C	28-pin PDIP 4K OTP	ZGP323HAS2004C	20-pin SOIC 4K OTP

Replace C with G for Lead-Free Packaging

---

**Additional Components**

---

<b>Part Number</b>	<b>Description</b>	<b>Part Number</b>	<b>Description</b>
ZGP323ICE01ZEM	Emulator/programmer (For 3.6V Emulation only)	ZGP32300100ZPR	Programming system (Ethernet)
		ZGP32300200ZPR	Programming system (USB)

---



T8\_Capture\_LO 32  
register file 30  
    expanded 26  
register pointer 29  
    detail 31  
reset pin function 25  
resets and WDT 63  
**S**  
SCLK circuit 58  
single-pass mode  
    T16\_OUT 47  
    T8\_OUT 43  
stack 31  
standard test conditions 10  
standby modes 1  
stop instruction, counter/timer 54  
stop mode recovery  
    2 register 61  
    source 59  
stop mode recovery 2 61  
stop mode recovery register 57  
**T**  
T16 transmit mode 46  
T16\_Capture\_HI 32  
T8 transmit mode 40  
T8\_Capture\_HI 32  
test conditions, standard 10  
test load diagram 10  
timing diagram, AC 16  
transmit mode flowchart 41  
**V**  
VCC 5  
voltage  
    brown-out/standby 64  
    detection and flags 65  
voltage detection register 71  
**W**  
watch-dog timer  
    mode registerwatch-dog timer mode regis-  
        ter 62  
    time select 63