



Welcome to [E-XFL.COM](#)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

|                            |   |
|----------------------------|---|
| Product Status             | Obsolete  |
| Core Processor             | Z8  |
| Core Size                  | 8-Bit   |
| Speed                      | 8MHz  |
| Connectivity               | -   |
| Peripherals                | HLVD, POR, WDT  |
| Number of I/O              | 32  |
| Program Memory Size        | 8KB (8K x 8)  |
| Program Memory Type        | OTP   |
| EEPROM Size                | -   |
| RAM Size                   | 237 x 8   |
| Voltage - Supply (Vcc/Vdd) | 2V ~ 5.5V   |
| Data Converters            | -   |
| Oscillator Type            | Internal  |
| Operating Temperature      | 0°C ~ 70°C (TA)   |
| Mounting Type              | Surface Mount   |
| Package / Case             | 48-BSSOP (0.295", 7.50mm Width)   |
| Supplier Device Package    | -   |
| Purchase URL               | <a href="https://www.e-xfl.com/product-detail/zilog/zgp323hsh4808c00tr">https://www.e-xfl.com/product-detail/zilog/zgp323hsh4808c00tr</a> |



## Pin Functions

### XTAL1 Crystal 1 (Time-Based Input)

This pin connects a parallel-resonant crystal or ceramic resonator to the on-chip oscillator input. Additionally, an optional external single-phase clock can be coded to the on-chip oscillator input.

### XTAL2 Crystal 2 (Time-Based Output)

This pin connects a parallel-resonant crystal or ceramic resonator to the on-chip oscillator output.

### Port 0 (P07–P00)


Port 0 is an 8-bit, bidirectional, CMOS-compatible port. These eight I/O lines are configured under software control as a nibble I/O port. The output drivers are push-pull or open-drain controlled by bit D2 in the PCON register.

If one or both nibbles are needed for I/O operation, they must be configured by writing to the Port 0 mode register. After a hardware reset, Port 0 is configured as an input port.

An optional pull-up transistor is available as a mask option on all Port 0 bits with nibble select.

- **Notes:** Internal pull-ups are disabled on any given pin or group of port pins when programmed into output mode.

The Port 0 direction is reset to its default state following an SMR.




**Figure 12. Port 3 Configuration**

Two on-board comparators process analog signals on P31 and P32, with reference to the voltage on Pref1 and P33. The analog function is enabled by programming the Port 3 Mode Register (bit 1). P31 and P32 are programmable as rising, falling, or both edge triggered interrupts (IRQ register bits 6 and 7). Pref1 and P33 are the comparator reference voltage inputs. Access to the Counter Timer edge-detection circuit is through P31 or P20 (see “T8 and T16 Common Functions—

The upper nibble of the register pointer (see Figure 16) selects which working register group, of 16 bytes in the register file, is accessed out of the possible 256. The lower nibble selects the expanded register file bank and, in the case of the Z8 GP family, banks 0, F, and D are implemented. A 0H in the lower nibble allows the normal register file (bank 0) to be addressed. Any other value from 1H to FH exchanges the lower 16 registers to an expanded register bank.

R253 RP

|    |    |    |    |    |    |    |    |
|----|----|----|----|----|----|----|----|
| D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
|----|----|----|----|----|----|----|----|



**Figure 16. Register Pointer**

**Example: Z8 GP: (See Figure 15 on page 28)**

R253 RP = 00h

R0 = Port 0

R1 = Port 1

R2 = Port 2

R3 = Port 3

But if:

R253 RP = 0Dh

R0 = CTR0

R1 = CTR1

R2 = CTR2

R3 = Reserved

## Timers

### T8\_Capture\_HI—HI8(D)0BH

This register holds the captured data from the output of the 8-bit Counter/Timer0. Typically, this register holds the number of counts when the input signal is 1.

| Field         | Bit Position | Description                   |
|---------------|--------------|-------------------------------|
| T8_Capture_HI | [7:0]        | R/W Captured Data - No Effect |

### T8\_Capture\_LO—L08(D)0AH

This register holds the captured data from the output of the 8-bit Counter/Timer0. Typically, this register holds the number of counts when the input signal is 0.

| Field         | Bit Position | Description                   |
|---------------|--------------|-------------------------------|
| T8_Capture_LO | [7:0]        | R/W Captured Data - No Effect |

### T16\_Capture\_HI—HI16(D)09H

This register holds the captured data from the output of the 16-bit Counter/Timer16. This register holds the MS-Byte of the data.

| Field          | Bit Position | Description                   |
|----------------|--------------|-------------------------------|
| T16_Capture_HI | [7:0]        | R/W Captured Data - No Effect |

### T16\_Capture\_LO—L016(D)08H

This register holds the captured data from the output of the 16-bit Counter/Timer16. This register holds the LS-Byte of the data.

| Field          | Bit Position | Description                   |
|----------------|--------------|-------------------------------|
| T16_Capture_LO | [7:0]        | R/W Captured Data - No Effect |

### Counter/Timer2 MS-Byte Hold Register—TC16H(D)07H

| Field       | Bit Position | Description |
|-------------|--------------|-------------|
| T16_Data_HI | [7:0]        | R/W Data    |



### Counter/Timer2 LS-Byte Hold Register—TC16L(D)06H

| Field       | Bit Position | Description |
|-------------|--------------|-------------|
| T16_Data_LO | [7:0]        | R/W Data    |

### Counter/Timer8 High Hold Register—TC8H(D)05H

| Field       | Bit Position | Description |
|-------------|--------------|-------------|
| T8_Level_HI | [7:0]        | R/W Data    |

### Counter/Timer8 Low Hold Register—TC8L(D)04H

| Field       | Bit Position | Description |
|-------------|--------------|-------------|
| T8_Level_LO | [7:0]        | R/W Data    |

### CTR0 Counter/Timer8 Control Register—CTR0(D)00H

Table 15 lists and briefly describes the fields for this register.

**Table 15. CTR0(D)00H Counter/Timer8 Control Register**

| Field            | Bit Position |     | Value | Description                    |
|------------------|--------------|-----|-------|--------------------------------|
| T8_Enable        | 7-----       | R/W | 0*    | Counter Disabled               |
|                  |              |     | 1     | Counter Enabled                |
|                  |              |     | 0     | Stop Counter                   |
|                  |              |     | 1     | Enable Counter                 |
| Single/Modulo-N  | -6-----      | R/W | 0*    | Modulo-N                       |
|                  |              |     | 1     | Single Pass                    |
| Time_Out         | --5-----     | R/W | 0**   | No Counter Time-Out            |
|                  |              |     | 1     | Counter Time-Out Occurred      |
|                  |              |     | 0     | No Effect                      |
|                  |              |     | 1     | Reset Flag to 0                |
| T8_Clock         | ---43---     | R/W | 0 0** | SCLK                           |
|                  |              |     | 0 1   | SCLK/2                         |
|                  |              |     | 1 0   | SCLK/4                         |
|                  |              |     | 1 1   | SCLK/8                         |
| Capture_INT_Mask | ----2--      | R/W | 0**   | Disable Data Capture Interrupt |
|                  |              |     | 1     | Enable Data Capture Interrupt  |

Table 15. CTR0(D)00H Counter/Timer8 Control Register (Continued)

| Field            | Bit Position |     | Value | Description                |
|------------------|--------------|-----|-------|----------------------------|
| Counter_INT_Mask | -----1-      | R/W | 0**   | Disable Time-Out Interrupt |
|                  |              |     | 1     | Enable Time-Out Interrupt  |
| P34_Out          | -----0       | R/W | 0*    | P34 as Port Output         |
|                  |              |     | 1     | T8 Output on P34           |

**Note:**

\*Indicates the value upon Power-On Reset.

\*\*Indicates the value upon Power-On Reset. Not reset with a Stop Mode recovery.

**T8 Enable**

This field enables T8 when set (written) to 1.

**Single/Modulo-N**

When set to 0 (Modulo-N), the counter reloads the initial value when the terminal count is reached. When set to 1 (single-pass), the counter stops when the terminal count is reached.

**Timeout**

This bit is set when T8 times out (terminal count reached). To reset this bit, write a 1 to its location.



**Caution:** Writing a 1 is the only way to reset the Terminal Count status condition. Reset this bit before using/enabling the counter/timers.

The first clock of T8 might not have complete clock width and can occur any time when enabled.



**Note:** Take care when using the OR or AND commands to manipulate CTR0, bit 5 and CTR1, bits 0 and 1 (Demodulation Mode). These instructions use a Read-Modify-Write sequence in which the current status from the CTR0 and CTR1 registers is ORed or ANDed with the designated value and then written back into the registers.

**T8 Clock**

This bit defines the frequency of the input signal to T8.

In Demodulation Mode, when set to 0, T16 captures and reloads on detection of all the edges. When set to 1, T16 captures and detects on the first edge but ignores the subsequent edges. For details, see the description of T16 Demodulation Mode on page 47.

### Time\_Out

This bit is set when T16 times out (terminal count reached). To reset the bit, write a 1 to this location.

### T16\_Clock

This bit defines the frequency of the input signal to Counter/Timer16.

### Capture\_INT\_Mask

This bit is set to allow an interrupt when data is captured into LO16 and HI16.

### Counter\_INT\_Mask

Set this bit to allow an interrupt when T16 times out.

### P35\_Out

This bit defines whether P35 is used as a normal output pin or T16 output.

## CTR3 T8/T16 Control Register—CTR3(D)03H

Table 18 lists and briefly describes the fields for this register. This register allows the T<sub>8</sub> and T<sub>16</sub> counters to be synchronized.

**Table 18. CTR3 (D)03H: T8/T16 Control Register**

| Field                  | Bit Position |     | Value | Description       |
|------------------------|--------------|-----|-------|-------------------|
| T <sub>16</sub> Enable | 7-----       | R   | 0*    | Counter Disabled  |
|                        |              | R   | 1     | Counter Enabled   |
|                        |              | W   | 0     | Stop Counter      |
|                        |              | W   | 1     | Enable Counter    |
| T <sub>8</sub> Enable  | -6-----      | R   | 0*    | Counter Disabled  |
|                        |              | R   | 1     | Counter Enabled   |
|                        |              | W   | 0     | Stop Counter      |
|                        |              | W   | 1     | Enable Counter    |
| Sync Mode              | --5-----     | R/W | 0**   | Disable Sync Mode |
|                        |              |     | 1     | Enable Sync Mode  |





### **During PING-PONG Mode**

The enable bits of T8 and T16 (CTR0, D7; CTR2, D7) are set and cleared alternately by hardware. The timeout bits (CTR0, D5; CTR2, D5) are set every time the counter/timers reach the terminal count.

### **Interrupts**

The ZGP323H features six different interrupts (Table 19). The interrupts are maskable and prioritized (Figure 30). The six sources are divided as follows: three sources are claimed by Port 3 lines P33–P31, two by the counter/timers (Table 19) and one for low voltage detection. The Interrupt Mask Register (globally or individually) enables or disables the six interrupt requests.

The source for IRQ is determined by bit 1 of the Port 3 mode register (P3M). When in digital mode, Pin P33 is the source. When in analog mode the output of the Stop mode recovery source logic is used as the source for the interrupt. See Figure 35, Stop Mode Recovery Source, on page 59.

**Table 19. Interrupt Types, Sources, and Vectors**

| Name | Source               | Vector Location | Comments                                       |
|------|----------------------|-----------------|--|
| IRQ0 | P32                  | 0,1             | External (P32), Rising, Falling Edge Triggered |
| IRQ1 | P33                  | 2,3             | External (P33), Falling Edge Triggered         |
| IRQ2 | P31, T <sub>IN</sub> | 4,5             | External (P31), Rising, Falling Edge Triggered |
| IRQ3 | T16                  | 6,7             | Internal                                       |
| IRQ4 | T8                   | 8,9             | Internal                                       |
| IRQ5 | LVD                  | 10,11           | Internal                                       |

When more than one interrupt is pending, priorities are resolved by a programmable priority encoder controlled by the Interrupt Priority Register. An interrupt machine cycle activates when an interrupt request is granted. As a result, all subsequent interrupts are disabled, and the Program Counter and Status Flags are saved. The cycle then branches to the program memory vector location reserved for that interrupt. All ZGP323H interrupts are vectored through locations in the program memory. This memory location and the next byte contain the 16-bit address of the interrupt service routine for that particular interrupt request. To accommodate polled interrupt systems, interrupt inputs are masked, and the Interrupt Request register is polled to determine which of the interrupt requests require service.

An interrupt resulting from AN1 is mapped into IRQ2, and an interrupt from AN2 is mapped into IRQ0. Interrupts IRQ2 and IRQ0 can be rising, falling, or both edge triggered. These interrupts are programmable by the user. The software can poll to identify the state of the pin.

Programming bits for the Interrupt Edge Select are located in the IRQ Register (R250), bits D7 and D6. The configuration is indicated in Table 20.

**Table 20. IRQ Register**

| IRQ |    | Interrupt Edge |            |
|-----|----|----------------|------------|
| D7  | D6 | IRQ2 (P31)     | IRQ0 (P32) |
| 0   | 0  | F              | F          |
| 0   | 1  | F              | R          |
| 1   | 0  | R              | F          |
| 1   | 1  | R/F            | R/F        |

**Note:** F = Falling Edge; R = Rising Edge




Figure 34. SCLK Circuit

### Stop-Mode Recovery Source (D2, D3, and D4)

These three bits of the SMR specify the wake-up source of the Stop recovery (Figure 35 and Table 22).

### Stop-Mode Recovery Register 2—SMR2(F)0DH

Table 21 lists and briefly describes the fields for this register.

Table 21. SMR2(F)0DH:Stop Mode Recovery Register 2\*

| Field          | Bit Position | Value   | Description  |
|----------------|--------------|---|--|
| Reserved       | 7-----       | 0   | Reserved (Must be 0)   |
| Recovery Level | -6-----      | W 0 <sup>†</sup><br>1   | Low<br>High  |
| Reserved       | --5-----     | 0   | Reserved (Must be 0)   |
| Source         | ---432--     | W 000 <sup>†</sup><br>001<br>010<br>011<br>100<br>101<br>110<br>111 | A. POR Only<br>B. NAND of P23–P20<br>C. NAND of P27–P20<br>D. NOR of P33–P31<br>E. NAND of P33–P31<br>F. NOR of P33–P31, P00, P07<br>G. NAND of P33–P31, P00, P07<br>H. NAND of P33–P31, P22–P20 |
| Reserved       | -----10      | 00  | Reserved (Must be 0)   |

**Notes:**

\* Port pins configured as outputs are ignored as a SMR recovery source.


<sup>†</sup> Indicates the value upon Power-On Reset

### Watch-Dog Timer Mode Register (WDTMR)

The Watch-Dog Timer (WDT) is a retriggerable one-shot timer that resets the Z8<sup>®</sup> CPU if it reaches its terminal count. The WDT must initially be enabled by executing the WDT instruction. On subsequent executions of the WDT instruction, the WDT is refreshed. The WDT circuit is driven by an on-board RC-oscillator. The WDT instruction affects the Zero (Z), Sign (S), and Overflow (V) flags.

The POR clock source the internal RC-oscillator. Bits 0 and 1 of the WDT register control a tap circuit that determines the minimum timeout period. Bit 2 determines whether the WDT is active during HALT, and Bit 3 determines WDT activity during Stop. Bits 4 through 7 are reserved (Figure 37). This register is accessible only during the first 60 processor cycles (120 XTAL clocks) from the execution of the first instruction after Power-On-Reset, Watch-Dog Reset, or a Stop-Mode Recovery (Figure 36). After this point, the register cannot be modified by any means (intentional or otherwise). The WDTMR cannot be read. The register is located in Bank F of the Expanded Register Group at address location 0Fh. It is organized as shown in Figure 37.

WDTMR(0F)0Fh



\* Default setting after reset

**Figure 37. Watch-Dog Timer Mode Register (Write Only)**

### WDT Time Select (D0, D1)


This bit selects the WDT time period. It is configured as indicated in Table 23.

**Table 23. Watch-Dog Timer Time Select**

| D1 | D0 | Timeout of Internal RC-Oscillator |
|----|----|-----------------------------------|
| 0  | 0  | 5ms min.                          |
| 0  | 1  | 10ms min.                         |
| 1  | 0  | 20ms min.                         |
| 1  | 1  | 80ms min.                         |

### WDTMR During Halt (D2)

This bit determines whether or not the WDT is active during HALT Mode. A 1 indicates active during HALT. The default is 1. See Figure 38.



\* CLR1 and  $\overline{\text{CLR2}}$  enable the WDT/POR and 18 Clock Reset timers respectively upon a Low-to-

**Figure 38. Resets and WDT**

CTR1(0D)01H

| D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
|----|----|----|----|----|----|----|----|
|----|----|----|----|----|----|----|----|




Figure 40. T8 and T16 Common Control Functions ((0D)01H: Read/Write)



R250 IRQ(FAH)




Figure 52. Interrupt Request Register (FAH: Read/Write)

R251 IMR(FBH)



\* Default setting after reset  
\*\* Only by using EI, DI instruction; DI is required before changing the IMR register

Figure 53. Interrupt Mask Register (FBH: Read/Write)



R252 Flags(FCH)





Figure 54. Flag Register (FCH: Read/Write)

R253 RP(FDH)



Default setting after reset = 0000 0000

Figure 55. Register Pointer (FDH: Read/Write)






Figure 58. 20-Pin CDIP Package






Figure 59. 20-Pin PDIP Package Diagram




| SYMBOL | MILLIMETER |       | INCH     |      |
|--------|------------|-------|----------|------|
|        | MIN        | MAX   | MIN      | MAX  |
| A      | 2.40       | 2.65  | .094     | .104 |
| A1     | 0.10       | 0.30  | .004     | .012 |
| A2     | 2.24       | 2.44  | .088     | .096 |
| B      | 0.36       | 0.46  | .014     | .018 |
| C      | 0.23       | 0.30  | .009     | .012 |
| D      | 12.60      | 12.95 | .496     | .510 |
| E      | 7.40       | 7.60  | .291     | .299 |
| ⌀      | 1.27 BSC   |       | .050 BSC |      |
| H      | 10.00      | 10.65 | .394     | .419 |
| h      | 0.30       | 0.40  | .012     | .016 |
| L      | 0.60       | 1.00  | .024     | .039 |
| Q1     | 0.97       | 1.07  | .038     | .042 |


CONTROLLING DIMENSIONS : MM  
LEADS ARE COPLANAR WITHIN .004 INCH.



**Figure 65. 28-Pin SSOP Package Diagram**



**Figure 66. 40-Pin PDIP Package Diagram**



| SYMBOL | MILLIMETER |       | INCH      |        |
|--------|------------|-------|-----------|--------|
|        | MIN        | MAX   | MIN       | MAX    |
| A      | 2.41       | 2.79  | 0.095     | 0.110  |
| A1     | 0.23       | 0.38  | 0.009     | 0.015  |
| A2     | 2.18       | 2.39  | 0.086     | 0.094  |
| b      | 0.20       | 0.34  | 0.008     | 0.0135 |
| c      | 0.13       | 0.25  | 0.005     | 0.010  |
| D      | 15.75      | 16.00 | 0.620     | 0.630  |
| E      | 7.39       | 7.59  | 0.291     | 0.299  |
| @      | 0.635 BSC  |       | 0.025 BSC |        |
| H      | 10.16      | 10.41 | 0.400     | 0.410  |
| L      | 0.51       | 1.016 | 0.020     | 0.040  |

CONTROLLING DIMENSIONS : MM  
LEADS ARE COPLANAR WITHIN .004 INCH

**Figure 68. 48-Pin SSOP Package Design**

- **Note:** Check with ZiLOG on the actual bonding diagram and coordinate for chip-on-board assembly.



**Example**

