



Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Obsolete
Core Processor	Z8
Core Size	8-Bit
Speed	8MHz
Connectivity	-
Peripherals	HLVD, POR, WDT
Number of I/O	24
Program Memory Size	32KB (32K x 8)
Program Memory Type	ОТР
EEPROM Size	-
RAM Size	237 x 8
Voltage - Supply (Vcc/Vdd)	2V ~ 5.5V
Data Converters	-
Oscillator Type	Internal
Operating Temperature	0°C ~ 70°C (TA)
Mounting Type	Through Hole
Package / Case	28-CDIP (0.600", 15.24mm) Window
Supplier Device Package	-
Purchase URL	https://www.e-xfl.com/product-detail/zilog/zgp323hsk2832e

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



This publication is subject to replacement by a later edition. To determine whether a later edition exists, or to request copies of publications, contact:

ZiLOG Worldwide Headquarters

532 Race Street San Jose, CA 95126-3432 Telephone: 408.558.8500

Fax: 408.558.8300 www.zilog.com

ZiLOG is a registered trademark of ZiLOG Inc. in the United States and in other countries. All other products and/or service names mentioned herein may be trademarks of the companies with which they are associated.

Document Disclaimer

©2005 by ZiLOG, Inc. All rights reserved. Information in this publication concerning the devices, applications, or technology described is intended to suggest possible uses and may be superseded. ZiLOG, INC. DOES NOT ASSUME LIABILITY FOR OR PROVIDE A REPRESENTATION OF ACCURACY OF THE INFORMATION, DEVICES, OR TECHNOLOGY DESCRIBED IN THIS DOCUMENT. ZILOG ALSO DOES NOT ASSUME LIABILITY FOR INTELLECTUAL PROPERTY INFRINGEMENT RELATED IN ANY MANNER TO USE OF INFORMATION, DEVICES, OR TECHNOLOGY DESCRIBED HEREIN OR OTHERWISE. Devices sold by ZiLOG, Inc. are covered by warranty and limitation of liability provisions appearing in the ZiLOG, Inc. Terms and Conditions of Sale. ZiLOG, Inc. makes no warranty of merchantability or fitness for any purpose. Except with the express written approval of ZiLOG, use of information, devices, or technology as critical components of life support systems is not authorized. No licenses are conveyed, implicitly or otherwise, by this document under any intellectual property rights.

Disclaimer PS023803-0305



Table of Contents

Revision History
Development Features
General Description
Pin Description
Absolute Maximum Ratings
Standard Test Conditions 10
DC Characteristics11
AC Characteristics
Pin Functions 18 XTAL1 Crystal 1 (Time-Based Input) 18 XTAL2 Crystal 2 (Time-Based Output) 18 Port 0 (P07–P00) 18 Port 1 (P17–P10) 19 Port 2 (P27–P20) 20 Port 3 (P37–P30) 21 RESET (Input, Active Low) 25
Functional Description 25 Program Memory 25 RAM 25 Expanded Register File 26 Register File 30 Stack 31 Timers 32 Counter/Timer Functional Blocks 40
Expanded Register File Control Registers (0D)
Expanded Register File Control Registers (0F)
Standard Control Registers
Package Information
Ordering Information

PS023803-0305 Table of Contents




Figure 5. 40-Pin PDIP/CDIP* Pin Configuration

Note: *Windowed Cerdip. These units are intended to be used for engineering code development only. ZiLOG does not recommend/guarantee this package for production use.

PS023803-0305 Pin Description

Table 11. GP323HA DC Characteristics

			$T_A = -40^{\circ}C$	to +12	5°C			
Symbol	Parameter	V_{CC}	Min	Typ(7)	Max	Units	Conditions	Notes
V _{CC}	Supply Voltage		2.0		5.5	V	See Note 5	5
V _{CH}	Clock Input High Voltage	2.0-5.5	0.8 V _{CC}		V _{CC} +0.3	V	Driven by External Clock Generator	
V _{CL}	Clock Input Low Voltage	2.0-5.5	V _{SS} -0.3		0.4	V	Driven by External Clock Generator	
V _{IH}	Input High Voltage	2.0-5.5	0.7 V _{CC}		V _{CC} +0.3	V		
V _{IL}	Input Low Voltage	2.0-5.5	V _{SS} -0.3		0.2 V _{CC}	V		
V _{OH1}	Output High Voltage	2.0-5.5	V _{CC} -0.4			V	$I_{OH} = -0.5$ mA	
V _{OH2}	Output High Voltage (P36, P37, P00, P01)	2.0-5.5	V _{CC} -0.8			V	$I_{OH} = -7 \text{mA}$	
V _{OL1}	Output Low Voltage	2.0-5.5			0.4	V	I _{OL} = 4.0mA	
V _{OL2}	Output Low Voltage (P00, P01, P36, P37)	2.0-5.5			8.0	V	I _{OL} = 10mA	
V _{OFFSET}	Comparator Input Offset Voltage	2.0-5.5			25	mV		
V _{REF}	Comparator Reference Voltage	2.0-5.5	0		V _{DD} -1.75	V		
I _{IL}	Input Leakage	2.0-5.5	–1		1	μΑ	V _{IN} = 0V, V _{CC} Pull-ups disabled	
R _{PU}	Pull-up Resistance	2.0V	200		700	ΚΩ	V _{IN} = 0V; Pullups selected by mask	
		3.6V	50		300	ΚΩ	option	
		5.0V	25		175	ΚΩ	_	
I _{OL}	Output Leakage	2.0-5.5	-1		1	μΑ	$V_{IN} = 0V, V_{CC}$	
I _{CC}	Supply Current	2.0V		1	3	mΑ	at 8.0 MHz	1, 2
		3.6V		5	10	mΑ	at 8.0 MHz	1, 2
		5.5V		10	15	mA	at 8.0 MHz	1, 2
I _{CC1}	Standby Current	2.0V		0.5	1.6	mΑ	V _{IN} = 0V, Clock at 8.0MHz	1, 2, 6
	(HALT Mode)	3.6V		8.0	2.0	mΑ	$V_{IN} = 0V$, Clock at 8.0MHz	1, 2, 6
		5.5V		1.3	3.2	mA	V _{IN} = 0V, Clock at 8.0MHz	1, 2, 6
I_{CC2}	Standby Current (Stop			1.6	15	μΑ	$V_{IN} = 0 \text{ V}, V_{CC} \text{ WDT not Running}$	3
	Mode)	3.6V		1.8	20	μΑ	$V_{IN} = 0 \text{ V}, V_{CC} \text{ WDT not Running}$	3
		5.5V		1.9	25	μA	$V_{IN} = 0 \text{ V}, V_{CC} \text{ WDT not Running}$	3
		2.0V 3.6V		5	30	μ A	V _{IN} = 0 V, V _{CC} WDT is Running	3 3
		5.5V		8 15	40 60	μA μA	$V_{IN} = 0 \text{ V}, V_{CC} \text{ WDT is Running}$ $V_{IN} = 0 \text{ V}, V_{CC} \text{ WDT is Running}$	3
I _{LV}	Standby Current (Low Voltage)	J.J V		1.2	6	μА	Measured at 1.3V	4
V _{BO}	V _{CC} Low Voltage Protection			1.9	2.15	V	8MHz maximum Ext. CLK Freq.	
V _{LVD}	V _{CC} Low Voltage Detection			2.4		V		

PS023803-0305 DC Characteristics

Table 11. GP323HA DC Characteristics (Continued)

T _A = -40°C to +125°C							
Symbol	Parameter	v_{cc}	Min	Typ(7)	Max	Units Conditions	Notes
V_{HVD}	Vcc High Voltage Detection			2.7		V	

Notes:

- 1. All outputs unloaded, inputs at rail.
- 2. CL1 = CL2 = 100 pF.
- 3. Oscillator stopped.
- 4. Oscillator stops when V_{CC} falls below V_{BO} limit.
- 5. It is strongly recommended to add a filter capacitor (minimum 0.1 μF), physically close to VCC and V_{SS} pins if operating voltage fluctuations are anticipated, such as those resulting from driving an Infrared LED.
- 6. Comparator and Timers are on. Interrupt disabled.
- 7. Typical values shown are at 25 degrees C.

Table 12. EPROM/OTP Characteristics

Symbol	Parameter	Min.	Тур.	Max.	Unit	Notes
	Erase Time	15			Minutes	1,3
	Data Retention @ use years		10		Years	2
	Program/Erase Endurance	100			Cycles	1

Notes:

1. For windowed cerdip package only.

2. Standard: 0°C to 70°C; Extended: -40°C to +105°C; Automotive: -40°C to +125°C. Determined using the Arrhenius model, which is an industry standard for estimating data retention of floating gate technologies:

AF = exp[(Ea/k)*(1/Tuse - 1/TStress)]

Where:

Ea is the intrinsic activation energy (eV; typ. 0.8)

k is Boltzman's constant (8.67 x 10-5 eV/°K)

°K = -273.16°C

Tuse = Use Temperature in °K

TStress = Stress Temperature in °K

3. At a stable UV Lamp output of 20mW/CM²

PS023803-0305 DC Characteristics

AC Characteristics

Figure 8 and Table 13 describe the Alternating Current (AC) characteristics.




Figure 8. AC Timing Diagram

PS023803-0305 AC Characteristics

Pin Functions

XTAL1 Crystal 1 (Time-Based Input)

This pin connects a parallel-resonant crystal or ceramic resonator to the on-chip oscillator input. Additionally, an optional external single-phase clock can be coded to the on-chip oscillator input.

XTAL2 Crystal 2 (Time-Based Output)

This pin connects a parallel-resonant crystal or ceramic resonant to the on-chip oscillator output.

Port 0 (P07-P00)

Port 0 is an 8-bit, bidirectional, CMOS-compatible port. These eight I/O lines are configured under software control as a nibble I/O port. The output drivers are push-pull or open-drain controlled by bit D2 in the PCON register.

If one or both nibbles are needed for I/O operation, they must be configured by writing to the Port 0 mode register. After a hardware reset, Port 0 is configured as an input port.

An optional pull-up transistor is available as a mask option on all Port 0 bits with nibble select.

Notes: Internal pull-ups are disabled on any given pin or group of port pins when programmed into output mode.

The Port O direction is reset to its default state following an

The Port 0 direction is reset to its default state following an SMR.

PS023803-0305 Pin Functions

The counter/timers are mapped into ERF group D. Access is easily performed using the following:

```
RP, #0Dh
T.D
                                                 ; Select ERF D
for access to bank D
                                                 ; (working
register group 0)
LD
                        R0, #xx
                                                ; load CTR0
LD
                        1, #xx
                                                ; load CTR1
LD
                        R1, 2
                                                ; CTR2→CTR1
LD
                        RP, #0Dh
                                                ; Select ERF D
for access to bank D
                                                 ; (working
register group 0)
                                                ; Select
                        RP, #7Dh
expanded register bank D and working
                                                ; register
group 7 of bank 0 for access.
                        71h, 2
; CTRL2→register 71h
                        R1, 2
; CTRL2→register 71h
```

Register File

The register file (bank 0) consists of 4 I/O port registers, 237 general-purpose registers, 16 control and status registers (R0–R3, R4–R239, and R240–R255, respectively), and two expanded registers groups in Banks D (see Table 15) and F. Instructions can access registers directly or indirectly through an 8-bit address field, thereby allowing a short, 4-bit register address to use the Register Pointer (Figure 17). In the 4-bit mode, the register file is divided into 16 working register groups, each occupying 16 continuous locations. The Register Pointer addresses the starting location of the active working register group.

Note: Working register group E0–EF can only be accessed through working registers and indirect addressing modes.

Counter/Timer2 LS-Byte Hold Register—TC16L(D)06H

Field	Bit Position		Description	
T16_Data_LO	[7:0]	R/W	Data	

Counter/Timer8 High Hold Register—TC8H(D)05H

Field Bit Position		Description	
T8_Level_HI	[7:0]	R/W	Data

Counter/Timer8 Low Hold Register—TC8L(D)04H

Field Bit Position		Description	
T8_Level_LO	[7:0]	R/W	Data

CTR0 Counter/Timer8 Control Register—CTR0(D)00H

Table 15 lists and briefly describes the fields for this register.

Table 15. CTR0(D)00H Counter/Timer8 Control Register

Field	Bit Position		Value	Description
T8_Enable	7	R/W	0*	Counter Disabled
			1	Counter Enabled
			0	Stop Counter
			1	Enable Counter
Single/Modulo-N	-6	R/W	0*	Modulo-N
_			1	Single Pass
Time_Out	5	R/W	0**	No Counter Time-Out
			1	Counter Time-Out Occurred
			0	No Effect
			1	Reset Flag to 0
T8 _Clock	43	R/W	0 0**	SCLK
			0 1	SCLK/2
			1 0	SCLK/4
			11	SCLK/8
Capture_INT_Mask	2	R/W	0**	Disable Data Capture Interrupt
			1	Enable Data Capture Interrupt



If D6 of CTR2 Is 1

T16 ignores the subsequent edges in the input signal and continues counting down. A timeout of T8 causes T16 to capture its current value and generate an interrupt if enabled (CTR2, D2). In this case, T16 does not reload and continues counting. If the D6 bit of CTR2 is toggled (by writing a 0 then a 1 to it), T16 captures and reloads on the next edge (rising, falling, or both depending on CTR1, D5; D4), continuing to ignore subsequent edges.

This T16 mode generally measures mark time, the length of an active carrier signal burst.

If T16 reaches 0, T16 continues counting from FFFFh. Meanwhile, a status bit (CTR2 D5) is set, and an interrupt timeout can be generated if enabled (CTR2 D1).

Ping-Pong Mode

This operation mode is only valid in TRANSMIT Mode. T8 and T16 must be programmed in Single-Pass mode (CTR0, D6; CTR2, D6), and Ping-Pong mode must be programmed in CTR1, D3; D2. The user can begin the operation by enabling either T8 or T16 (CTR0, D7 or CTR2, D7). For example, if T8 is enabled, T8_OUT is set to this initial value (CTR1, D1). According to T8_OUT's level, TC8H or TC8L is loaded into T8. After the terminal count is reached, T8 is disabled, and T16 is enabled. T16_OUT then switches to its initial value (CTR1, D0), data from TC16H and TC16L is loaded, and T16 starts to count. After T16 reaches the terminal count, it stops, T8 is enabled again, repeating the entire cycle. Interrupts can be allowed when T8 or T16 reaches terminal control (CTR0, D1; CTR2, D1). To stop the ping-pong operation, write 00 to bits D3 and D2 of CTR1. See Figure 28.



Note: Enabling ping-pong operation while the counter/timers are running might cause intermittent counter/timer function. Disable the counter/timers and reset the status flags before instituting this operation.







Figure 35. Stop Mode Recovery Source

Watch-Dog Timer Mode Register (WDTMR)

The Watch-Dog Timer (WDT) is a retriggerable one-shot timer that resets the Z8[®] CPU if it reaches its terminal count. The WDT must initially be enabled by executing the WDT instruction. On subsequent executions of the WDT instruction, the WDT is refreshed. The WDT circuit is driven by an on-board RC-oscillator. The WDT instruction affects the Zero (Z), Sign (S), and Overflow (V) flags.

The POR clock source the internal RC-oscillator. Bits 0 and 1 of the WDT register control a tap circuit that determines the minimum timeout period. Bit 2 determines whether the WDT is active during HALT, and Bit 3 determines WDT activity during Stop. Bits 4 through 7 are reserved (Figure 37). This register is accessible only during the first 60 processor cycles (120 XTAL clocks) from the execution of the first instruction after Power-On-Reset, Watch-Dog Reset, or a Stop-Mode Recovery (Figure 36). After this point, the register cannot be modified by any means (intentional or otherwise). The WDTMR cannot be read. The register is located in Bank F of the Expanded Register Group at address location <code>0Fh</code>. It is organized as shown in Figure 37.

WDTMR(0F)0Fh



^{*} Default setting after reset

Figure 37. Watch-Dog Timer Mode Register (Write Only)


WDT Time Select (D0, D1)

This bit selects the WDT time period. It is configured as indicated in Table 23.

Notes: Take care in differentiating the Transmit Mode from Demodulation Mode. Depending on which of these two modes is operating, the CTR1 bit has different functions.

> Changing from one mode to another cannot be performed without disabling the counter/timers.

SMR2(0F)0DH




Note: If used in conjunction with SMR, either of the two specified events causes a Stop-Mode Recovery.

Figure 46. Stop Mode Recovery Register 2 ((0F)0DH:D2-D4, D6 Write Only)

^{*} Default setting after reset. Not reset with a Stop Mode recovery.

^{* *} At the XOR gate input







Figure 52. Interrupt Request Register (FAH: Read/Write)


R251 IMR(FBH)




^{*} Default setting after reset

Figure 53. Interrupt Mask Register (FBH: Read/Write)

^{* *} Only by using EI, DI instruction; DI is required before changing the IMR register











Figure 58. 20-Pin CDIP Package



SYMBOL	MILLIN	IETER	INC	Н
STWIDOL	MIN	MAX	MIN	MAX
A1	0.38	0.81	.015	.032
A2	3.25	3.68	.128	.145
В	0.41	0.51	.016	.020
B1	1.47	1.57	.058	.062
С	0.20	0.30	.008	.012
D	25.65	26.16	1.010	1.030
E	7.49	8.26	.295	.325
E1	6.10	6.65	.240	.262
е	2.54	BSC	.100	BSC
eA	7.87	9.14	.310	.360
L	3.18	3.43	.125	.135
Q1	1.42	1.65	.056	.065
S	1.52	1.65	.060	.065





CONTROLLING DIMENSIONS : INCH

Figure 59. 20-Pin PDIP Package Diagram

PS023803-0305 Package Information




Figure 65. 28-Pin SSOP Package Diagram




Figure 66. 40-Pin PDIP Package Diagram

PS023803-0305 Package Information





Figure 67. 40-Pin CDIP Package Diagram

PS023803-0305 Package Information

Example



PS023803-0305 Ordering Information

pin 4 E	program memory map 26 RAM 25
EPROM	register description 65
selectable options 64	register file 30
expanded register file 26	register pointer 29
expanded register file architecture 28	register pointer detail 31
expanded register file control registers 71	SMR2(F)0D1h register 40
flag 80	stack 31
interrupt mask register 79	TC16H(D)07h register 32
interrupt priority register 78	TC16L(D)06h register 33
interrupt request register 79	TC8H(D)05h register 33
port 0 and 1 mode register 77	TC8L(D)04h register 33
port 2 configuration register 75	G
port 3 mode register 76	glitch filter circuitry 40
port 5 mode register 76 port configuration register 75	H
register pointer 80	halt instruction, counter/timer 54
stack pointer high register 81	I
stack pointer low register 81	input circuit 40
stop-mode recovery register 73	interrupt block diagram, counter/timer 51
stop-mode recovery register 2 74	interrupt types, sources and vectors 52
T16 control register 69	L
T8 and T16 common control functions reg-	low-voltage detection register 65
ister 67	M
T8/T16 control register 70	memory, program 25
TC8 control register 66	modulo-N mode
_	
watch-dog timer register 75 F	T16_OUT 47 T8_OUT 43
features	0
standby modes 1	oscillator configuration 53
functional description	output circuit, counter/timer 49
counter/timer functional blocks 40	P
CTR(D)01h register 35	package information
CTR0(D)00h register 33	20-pin DIP package diagram 82
CTR2(D)02h register 37	20-pin SSOP package diagram 84
CTR3(D)03h register 39	28-pin DIP package diagram 86
expanded register file 26	28-pin SOIC package diagram 85
expanded register file architecture 28	28-pin SSOP package diagram 87
HI16(D)09h register 32	40-pin DIP package diagram 87
HI8(D)0Bh register 32	48-pin SSOP package diagram 89
L08(D)0Ah register 32	pin configuration
L0I6(D)08h register 32	20-pin DIP/SOIC/SSOP 5