



Welcome to E-XFL.COM

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

| | |
|----------------------------|---|
| Product Status | Obsolete |
| Core Processor | Z8 |
| Core Size | 8-Bit |
| Speed | 8MHz |
| Connectivity | - |
| Peripherals | HLVD, POR, WDT |
| Number of I/O | 24 |
| Program Memory Size | 4KB (4K x 8) |
| Program Memory Type | OTP |
| EEPROM Size | - |
| RAM Size | 237 x 8 |
| Voltage - Supply (Vcc/Vdd) | 2V ~ 5.5V |
| Data Converters | - |
| Oscillator Type | Internal |
| Operating Temperature | 0°C ~ 70°C (TA) |
| Mounting Type | Through Hole |
| Package / Case | 28-DIP (0.600", 15.24mm) |
| Supplier Device Package | - |
| Purchase URL | https://www.e-xfl.com/product-detail/zilog/zgp323hsp2804g |




Figure 6. 48-Pin SSOP Pin Configuration

Table 6. 40- and 48-Pin Configuration

| 40-Pin PDIP # | 48-Pin SSOP # | Symbol |
|---------------|---------------|--------|
| 26 | 31 | P00 |
| 27 | 32 | P01 |
| 30 | 35 | P02 |
| 34 | 41 | P03 |
| 5 | 5 | P04 |
| 6 | 7 | P05 |
| 7 | 8 | P06 |
| 10 | 11 | P07 |
| 28 | 33 | P10 |
| 29 | 34 | P11 |
| 32 | 39 | P12 |



Table 6. 40- and 48-Pin Configuration (Continued)

| 40-Pin PDIP # | 48-Pin SSOP # | Symbol |
|---------------|---------------|-----------------|
| 33 | 40 | P13 |
| 8 | 9 | P14 |
| 9 | 10 | P15 |
| 12 | 15 | P16 |
| 13 | 16 | P17 |
| 35 | 42 | P20 |
| 36 | 43 | P21 |
| 37 | 44 | P22 |
| 38 | 45 | P23 |
| 39 | 46 | P24 |
| 2 | 2 | P25 |
| 3 | 3 | P26 |
| 4 | 4 | P27 |
| 16 | 19 | P31 |
| 17 | 20 | P32 |
| 18 | 21 | P33 |
| 19 | 22 | P34 |
| 22 | 26 | P35 |
| 24 | 28 | P36 |
| 23 | 27 | P37 |
| 20 | 23 | NC |
| 40 | 47 | NC |
| 1 | 1 | NC |
| 21 | 25 | RESET |
| 15 | 18 | XTAL1 |
| 14 | 17 | XTAL2 |
| 11 | 12, 13 | V _{DD} |
| 31 | 24, 37, 38 | V _{SS} |
| 25 | 29 | Pref1/P30 |
| | 48 | NC |
| | 6 | NC |
| | 14 | NC |
| | 30 | NC |
| | 36 | NC |



Table 9. GP323HS DC Characteristics (Continued)

| Symbol | Parameter | V _{CC} | T _A =0°C to +70°C | | | Units | Conditions | Notes |
|------------------|--|-----------------|------------------------------|--------|-----|-------|--|---------|
| | | | Min | Typ(7) | Max | | | |
| I _{OL} | Output Leakage | 2.0-5.5 | -1 | | 1 | μA | V _{IN} = 0V, V _{CC} | |
| I _{CC} | Supply Current | 2.0V | | 1 | 3 | mA | at 8.0 MHz | 1, 2 |
| | | 3.6V | | 5 | 10 | mA | at 8.0 MHz | 1, 2 |
| | | 5.5V | | 10 | 15 | mA | at 8.0 MHz | 1, 2 |
| I _{CC1} | Standby Current (HALT Mode) | 2.0V | | 0.5 | 1.6 | mA | V _{IN} = 0V, Clock at 8.0MHz | 1, 2, 6 |
| | | 3.6V | | 0.8 | 2.0 | mA | V _{IN} = 0V, Clock at 8.0MHz | 1, 2, 6 |
| | | 5.5V | | 1.3 | 3.2 | mA | V _{IN} = 0V, Clock at 8.0MHz | 1, 2, 6 |
| I _{CC2} | Standby Current (Stop Mode) | 2.0V | | 1.6 | 8 | μA | V _{IN} = 0 V, V _{CC} WDT not Running | 3 |
| | | 3.6V | | 1.8 | 10 | μA | V _{IN} = 0 V, V _{CC} WDT not Running | 3 |
| | | 5.5V | | 1.9 | 12 | μA | V _{IN} = 0 V, V _{CC} WDT not Running | 3 |
| | | 2.0V | | 5 | 20 | μA | V _{IN} = 0 V, V _{CC} WDT is Running | 3 |
| | | 3.6V | | 8 | 30 | μA | V _{IN} = 0 V, V _{CC} WDT is Running | 3 |
| | | 5.5V | | 15 | 45 | μA | V _{IN} = 0 V, V _{CC} WDT is Running | 3 |
| | | | | | | | | |
| I _{LV} | Standby Current (Low Voltage) | | | 1.2 | 6 | μA | Measured at 1.3V | 4 |
| V _{BO} | V _{CC} Low Voltage Protection | | | 1.9 | 2.0 | V | 8MHz maximum Ext. CLK Freq. | |
| V _{LVD} | V _{CC} Low Voltage Detection | | | 2.4 | | V | | |
| V _{HVD} | V _{CC} High Voltage Detection | | | 2.7 | | V | | |

Notes:

1. All outputs unloaded, inputs at rail.
2. CL1 = CL2 = 100 pF.
3. Oscillator stopped.
4. Oscillator stops when V_{CC} falls below V_{BO} limit.
5. It is strongly recommended to add a filter capacitor (minimum 0.1 μF), physically close to V_{CC} and V_{SS} pins if operating voltage fluctuations are anticipated, such as those resulting from driving an Infrared LED.
6. Comparator and Timers are on. Interrupt disabled.
7. Typical values shown are at 25 degrees C.

Table 10. GP323HE DC Characteristics

| Symbol | Parameter | V _{CC} | T _A = -40°C to +105°C | | | Units | Conditions | Notes |
|------------------|--------------------------|-----------------|----------------------------------|--------|----------------------|-------|------------------------------------|-------|
| | | | Min | Typ(7) | Max | | | |
| V _{CC} | Supply Voltage | | 2.0 | | 5.5 | V | See Note 5 | 5 |
| V _{CH} | Clock Input High Voltage | 2.0-5.5 | 0.8 V _{CC} | | V _{CC} +0.3 | V | Driven by External Clock Generator | |
| V _{CL} | Clock Input Low Voltage | 2.0-5.5 | V _{SS} -0.3 | | 0.4 | V | Driven by External Clock Generator | |
| V _{IH} | Input High Voltage | 2.0-5.5 | 0.7 V _{CC} | | V _{CC} +0.3 | V | | |
| V _{IL} | Input Low Voltage | 2.0-5.5 | V _{SS} -0.3 | | 0.2 V _{CC} | V | | |
| V _{OH1} | Output High Voltage | 2.0-5.5 | V _{CC} -0.4 | | | V | I _{OH} = -0.5mA | |



Table 10. GP323HE DC Characteristics (Continued)

| Symbol | Parameter | V _{CC} | T _A = -40°C to +105°C | | | Units | Conditions | Notes |
|---------------------|--|-----------------|----------------------------------|--------|--------------------------|-------|--|---------|
| | | | Min | Typ(7) | Max | | | |
| V _{OH2} | Output High Voltage (P36, P37, P00, P01) | 2.0-5.5 | V _{CC} -0.8 | | | V | I _{OH} = -7mA | |
| V _{OL1} | Output Low Voltage | 2.0-5.5 | | | 0.4 | V | I _{OL} = 4.0mA | |
| V _{OL2} | Output Low Voltage (P00, P01, P36, P37) | 2.0-5.5 | | | 0.8 | V | I _{OL} = 10mA | |
| V _{OFFSET} | Comparator Input Offset Voltage | 2.0-5.5 | | | 25 | mV | | |
| V _{REF} | Comparator Reference Voltage | 2.0-5.5 | 0 | | V _{DD} -1.75 | V | | |
| I _{IL} | Input Leakage | 2.0-5.5 | -1 | | 1 | μA | V _{IN} = 0V, V _{CC} Pull-ups disabled | |
| R _{PU} | Pull-up Resistance | 2.0V | 200.0 | | 700.0 | KΩ | V _{IN} = 0V; Pullups selected by mask option | |
| | | 3.6V | 50.0 | | 300.0 | KΩ | | |
| | | 5.0V | 25.0 | | 175.0 | KΩ | | |
| I _{OL} | Output Leakage | 2.0-5.5 | -1 | | 1 | μA | V _{IN} = 0V, V _{CC} | |
| I _{CC} | Supply Current | 2.0V | | 1 | 3 | mA | at 8.0 MHz | 1, 2 |
| | | 3.6V | | 5 | 10 | mA | at 8.0 MHz | 1, 2 |
| | | 5.5V | | 10 | 15 | mA | at 8.0 MHz | 1, 2 |
| I _{CC1} | Standby Current (HALT Mode) | 2.0V | | 0.5 | 1.6 | mA | V _{IN} = 0V, Clock at 8.0MHz | 1, 2, 6 |
| | | 3.6V | | 0.8 | 2.0 | mA | V _{IN} = 0V, Clock at 8.0MHz | 1, 2, 6 |
| | | 5.5V | | 1.3 | 3.2 | mA | V _{IN} = 0V, Clock at 8.0MHz | 1, 2, 6 |
| I _{CC2} | Standby Current (Stop Mode) | 2.0V | | 1.6 | 12 | μA | V _{IN} = 0 V, V _{CC} WDT not Running | 3 |
| | | 3.6V | | 1.8 | 15 | μA | V _{IN} = 0 V, V _{CC} WDT not Running | 3 |
| | | 5.5V | | 1.9 | 18 | μA | V _{IN} = 0 V, V _{CC} WDT not Running | 3 |
| | | 2.0V | | 5 | 30 | μA | V _{IN} = 0 V, V _{CC} WDT is Running | 3 |
| | | 3.6V | | 8 | 40 | μA | V _{IN} = 0 V, V _{CC} WDT is Running | 3 |
| | | 5.5V | | 15 | 60 | μA | V _{IN} = 0 V, V _{CC} WDT is Running | 3 |
| I _{LV} | Standby Current (Low Voltage) | | | 1.2 | 6 | μA | Measured at 1.3V | 4 |
| V _{BO} | V _{CC} Low Voltage Protection | | | 1.9 | 2.15 | V | 8MHz maximum Ext. CLK Freq. | |
| V _{LVD} | V _{CC} Low Voltage Detection | | | 2.4 | | V | | |
| V _{HVD} | V _{CC} High Voltage Detection | | | 2.7 | | V | | |

Notes:

1. All outputs unloaded, inputs at rail.
2. CL1 = CL2 = 100 pF.
3. Oscillator stopped.
4. Oscillator stops when V_{CC} falls below V_{BO} limit.
5. It is strongly recommended to add a filter capacitor (minimum 0.1 μF), physically close to V_{CC} and V_{SS} pins if operating voltage fluctuations are anticipated, such as those resulting from driving an Infrared LED.
6. Comparator and Timers are on. Interrupt disabled.
7. Typical values shown are at 25 degrees C.



Table 13. AC Characteristics

| | | | | T _A =0°C to +70°C (S) –40°C to +105°C (E) –40°C to +125°C (A) 8.0MHz | | | | Watch-Dog Timer Mode Register (D1, D0) |
|----|------------------|-----------------------------------|--|--|---------|----------------------|------------------------------|--|
| No | Symbol | Parameter | V _{CC} | Minimum | Maximum | Units | Notes | |
| 1 | TpC | Input Clock Period | 2.0–5.5 | 121 | DC | ns | 1 | |
| 2 | TrC,TfC | Clock Input Rise and Fall Times | 2.0–5.5 | | 25 | ns | 1 | |
| 3 | TwC | Input Clock Width | 2.0–5.5 | 37 | | ns | 1 | |
| 4 | TwTinL | Timer Input Low Width | 2.0 5.5 | 100 70 | | ns | 1 | |
| 5 | TwTinH | Timer Input High Width | 2.0–5.5 | 3TpC | | | 1 | |
| 6 | TpTin | Timer Input Period | 2.0–5.5 | 8TpC | | | 1 | |
| 7 | TrTin,TfTin | Timer Input Rise and Fall Timers | 2.0–5.5 | | 100 | ns | 1 | |
| 8 | TwIL | Interrupt Request Low Time | 2.0 5.5 | 100 70 | | ns | 1, 2 | |
| 9 | TwIH | Interrupt Request Input High Time | 2.0–5.5 | 5TpC | | | 1, 2 | |
| 10 | Twsm | Stop-Mode Recovery Width Spec | 2.0–5.5 | 12 5TpC | | ns | 3 4 | |
| 11 | Tost | Oscillator Start-Up Time | 2.0–5.5 | | 5TpC | | 4 | |
| 12 | Twdt | Watch-Dog Timer Delay Time | 2.0–5.5 2.0–5.5 2.0–5.5 2.0–5.5 | 5 10 20 80 | | ms ms ms ms | 0, 0 0, 1 1, 0 1, 1 | |
| 13 | T _{POR} | Power-On Reset | 2.0–5.5 | 2.5 | 10 | ms | | |

Notes:

1. Timing Reference uses 0.9 V_{CC} for a logic 1 and 0.1 V_{CC} for a logic 0.
2. Interrupt request through Port 3 (P33–P31).
3. SMR – D5 = 1.
4. SMR – D5 = 0.




Figure 11. Port 2 Configuration

Port 3 (P37–P30)

Port 3 is a 8-bit, CMOS-compatible fixed I/O port (see Figure 12). Port 3 consists of four fixed input (P33–P30) and four fixed output (P37–P34), which can be configured under software control for interrupt and as output from the counter/timers. P30, P31, P32, and P33 are standard CMOS inputs; P34, P35, P36, and P37 are push-pull outputs.



CTR1(0D)01H" on page 35). Other edge detect and IRQ modes are described in Table 14.

- **Note:** Comparators are powered down by entering Stop Mode. For P31–P33 to be used in a Stop Mode Recovery (SMR) source, these inputs must be placed into digital mode.

Table 14. Port 3 Pin Function Summary

| Pin | I/O | Counter/Timers | Comparator | Interrupt |
|-----------|-----|----------------|------------|-----------|
| Pref1/P30 | IN | | RF1 | |
| P31 | IN | IN | AN1 | IRQ2 |
| P32 | IN | | AN2 | IRQ0 |
| P33 | IN | | RF2 | IRQ1 |
| P34 | OUT | T8 | AO1 | |
| P35 | OUT | T16 | | |
| P36 | OUT | T8/16 | | |
| P37 | OUT | | AO2 | |
| P20 | I/O | IN | | |

Port 3 also provides output for each of the counter/timers and the AND/OR Logic (see Figure 13). Control is performed by programming bits D5–D4 of CTR1, bit 0 of CTR0, and bit 0 of CTR2.




Figure 14. Program Memory Map (32K OTP)

Expanded Register File

The register file has been expanded to allow for additional system control registers and for mapping of additional peripheral devices into the register address area. The Z8[®] register address space (R0 through R15) has been implemented as 16 banks, with 16 registers per bank. These register groups are known as the



Table 16. CTR1(0D)01H T8 and T16 Common Functions (Continued)

| Field | Bit Position | | Value | Description |
|------------------------------------|--------------|-----|-------|------------------------|
| Transmit_Submode/ Glitch_Filter | ----32-- | R/W | | Transmit Mode |
| | | | 00* | Normal Operation |
| | | | 01 | Ping-Pong Mode |
| | | | 10 | T16_Out = 0 |
| | | | 11 | T16_Out = 1 |
| | | | | Demodulation Mode |
| | | | 00* | No Filter |
| | | | 01 | 4 SCLK Cycle |
| | | | 10 | 8 SCLK Cycle |
| | | | 11 | Reserved |
| Initial_T8_Out/ Rising Edge | -----1- | R/W | 0* | Transmit Mode |
| | | | 1 | T8_OUT is 0 Initially |
| | | R | 0* | T8_OUT is 1 Initially |
| | | | 1 | Demodulation Mode |
| | | W | 0 | No Rising Edge |
| | | | 1 | Rising Edge Detected |
| | | | 0 | No Effect |
| | | | 1 | Reset Flag to 0 |
| Initial_T16_Out/ Falling_Edge | -----0 | R/W | 0* | Transmit Mode |
| | | | 1 | T16_OUT is 0 Initially |
| | | R | 0* | T16_OUT is 1 Initially |
| | | | 1 | Demodulation Mode |
| | | W | 0 | No Falling Edge |
| | | | 1 | Falling Edge Detected |
| | | | 0 | No Effect |
| | | | 1 | Reset Flag to 0 |

Note:

*Default at Power-On Reset

*Default at Power-On Reset. Not reset with Stop Mode recovery.

Mode

If the result is 0, the counter/timers are in TRANSMIT mode; otherwise, they are in DEMODULATION mode.

P36_Out/Demodulator_Input

In TRANSMIT Mode, this bit defines whether P36 is used as a normal output pin or the combined output of T8 and T16.

In DEMODULATION Mode, this bit defines whether the input signal to the Counter/Timers is from P20 or P31.

If the input signal is from Port 31, a capture event may also generate an IRQ2 interrupt. To prevent generating an IRQ2, either disable the IRQ2 interrupt by clearing its IMR bit D2 or use P20 as the input.



Table 17. CTR2(D)02H: Counter/Timer16 Control Register

| Field | Bit Position | | Value | Description |
|------------------|--------------|-----|-------|-----------------------------|
| T16_Enable | 7----- | R | 0* | Counter Disabled |
| | | | 1 | Counter Enabled |
| | | W | 0 | Stop Counter |
| | | | 1 | Enable Counter |
| Single/Modulo-N | -6----- | R/W | 0* | Transmit Mode |
| | | | 1 | Modulo-N |
| | | | 0 | Single Pass |
| | | | 1 | Demodulation Mode |
| Time_Out | --5----- | R | 0* | T16 Recognizes Edge |
| | | | 1 | T16 Does Not Recognize Edge |
| | | W | 0 | No Counter Timeout |
| | | | 1 | Counter Timeout Occurred |
| T16_Clock | ---43--- | R/W | 00** | No Effect |
| | | | 01 | Reset Flag to 0 |
| | | | 10 | SCLK |
| | | | 11 | SCLK/2 |
| Capture_INT_Mask | -----2-- | R/W | 0** | SCLK/4 |
| | | | 1 | SCLK/8 |
| Counter_INT_Mask | -----1- | R/W | 0* | Disable Data Capture Int. |
| | | | 1 | Enable Data Capture Int. |
| P35_Out | -----0 | R/W | 0* | Disable Timeout Int. |
| | | | 1 | Enable Timeout Int. |

Note:

*Indicates the value upon Power-On Reset.

**Indicates the value upon Power-On Reset. Not reset with a Stop Mode recovery.

T16_Enable

This field enables T16 when set to 1.

Single/Modulo-N

In TRANSMIT Mode, when set to 0, the counter reloads the initial value when it reaches the terminal count. When set to 1, the counter stops when the terminal count is reached.




Figure 19. Transmit Mode Flowchart

When T8 is enabled, the output T8_OUT switches to the initial value (CTR1, D1). If the initial value (CTR1, D1) is 0, TC8L is loaded; otherwise, TC8H is loaded into the counter. In SINGLE-PASS Mode (CTR0, D6), T8 counts down to 0 and stops, T8_OUT toggles, the timeout status bit (CTR0, D5) is set, and a timeout interrupt can be generated if it is enabled (CTR0, D1). In Modulo-N Mode, upon reaching terminal count, T8_OUT is toggled, but no interrupt is generated. From that point, T8 loads a new count (if the T8_OUT level now is 0), TC8L is loaded; if it is 1, TC8H is loaded. T8 counts down to 0, toggles T8_OUT, and sets the timeout status bit (CTR0, D5), thereby generating an interrupt if enabled (CTR0, D1). One cycle is thus completed. T8 then loads from TC8H or TC8L according to the T8_OUT level and repeats the cycle. See Figure 20.




Figure 20. 8-Bit Counter/Timer Circuits

You can modify the values in TC8H or TC8L at any time. The new values take effect when they are loaded.



Caution: To ensure known operation do not write these registers at the time the values are to be loaded into the counter/timer. An initial count of 1 is not allowed (a non-function occurs). An initial count of 0 causes TC8 to count from 0 to FFH to FEH.

► **Note:** The letter *h* denotes hexadecimal values.

Transition from 0 to FF_h is not a timeout condition.



Caution: Using the same instructions for stopping the counter/timers and setting the status bits is not recommended.

Two successive commands are necessary. First, the counter/timers must be stopped. Second, the status bits must be reset. These commands are required because it takes one counter/timer clock interval for the initiated event to actually occur. See Figure 21 and Figure 22.




Figure 21. T8_OUT in Single-Pass Mode




Figure 22. T8_OUT in Modulo-N Mode

T8 Demodulation Mode

The user must program TC8L and TC8H to FF_h. After T8 is enabled, when the first edge (rising, falling, or both depending on CTR1, D5; D4) is detected, it starts to count down. When a subsequent edge (rising, falling, or both depending on CTR1, D5; D4) is detected during counting, the current value of T8 is complemented and put into one of the capture registers. If it is a positive edge, data is put



Power-On Reset

A timer circuit clocked by a dedicated on-board RC-oscillator is used for the Power-On Reset (POR) timer function. The POR time allows V_{DD} and the oscillator circuit to stabilize before instruction execution begins.

The POR timer circuit is a one-shot timer triggered by one of three conditions:

- Power Fail to Power OK status, including Waking up from V_{BO} Standby
- Stop-Mode Recovery (if D5 of SMR = 1)
- WDT Timeout

The POR timer is 2.5 ms minimum. Bit 5 of the Stop-Mode Register determines whether the POR timer is bypassed after Stop-Mode Recovery (typical for external clock).

HALT Mode

This instruction turns off the internal CPU clock, but not the XTAL oscillation. The counter/timers and external interrupts IRQ0, IRQ1, IRQ2, IRQ3, IRQ4, and IRQ5 remain active. The devices are recovered by interrupts, either externally or internally generated. An interrupt request must be executed (enabled) to exit HALT Mode. After the interrupt service routine, the program continues from the instruction after HALT Mode.


STOP Mode

This instruction turns off the internal clock and external crystal oscillation, reducing the standby current to 10 μ A or less. STOP Mode is terminated only by a reset, such as WDT timeout, POR, SMR or external reset. This condition causes the processor to restart the application program at address 000CH. To enter STOP (or HALT) mode, first flush the instruction pipeline to avoid suspending execution in mid-instruction. Execute a NOP (Opcode = FFH) immediately before the appropriate sleep instruction, as follows:

Stop Mode Recovery Register 2 (SMR2)

This register determines the mode of Stop Mode Recovery for SMR2 (Figure 36).

SMR2(0F)DH



Note: If used in conjunction with SMR, either of the two specified events causes a Stop-Mode Recovery.

* Default setting after reset

** At the XOR gate input

Figure 36. Stop Mode Recovery Register 2 ((0F)DH:D2–D4, D6 Write Only)

If SMR2 is used in conjunction with SMR, either of the specified events causes a Stop Mode Recovery.

► **Note:** Port pins configured as outputs are ignored as an SMR or SMR2 recovery source. For example, if the NAND or P23–P20 is selected as the recovery source and P20 is configured as an output, the remaining SMR pins (P23–P21) form the NAND equation.

Low-Voltage Detection Register—LVD(D)0Ch

- **Note:** Voltage detection does not work at Stop mode. It must be disabled during Stop mode in order to reduce current.

| Field | Bit Position | Description | | |
|-------|--------------|-----------------------|---------|--------------------------------|
| LVD | 76543--- | Reserved No Effect | | |
| | ----2-- | R | 1 0* | HVD flag set HVD flag reset |
| | -----1- | R | 1 0* | LVD flag set LVD flag reset |
| | -----0 | R/W | 1 0* | Enable VD Disable VD |

*Default after POR


- **Note:** Do not modify register P01M while checking a low-voltage condition. Switching noise of both ports 0 and 1 together might trigger the LVD flag.

Voltage Detection and Flags

The Voltage Detection register (LVD, register 0CH at the expanded register bank 0Dh) offers an option of monitoring the V_{CC} voltage. The Voltage Detection is enabled when bit 0 of LVD register is set. Once Voltage Detection is enabled, the the V_{CC} level is monitored in real time. The flags in the LVD register valid 20uS after Voltage Detection is enabled. The HVD flag (bit 2 of the LVD register) is set only if V_{CC} is higher than V_{HVD} . The LVD flag (bit 1 of the LVD register) is set only if V_{CC} is lower than the V_{LVD} . When Voltage Detection is enabled, the LVD flag also triggers IRQ5. The IRQ bit 5 latches the low voltage condition until it is cleared by instructions or reset. The IRQ5 interrupt is served if it is enabled in the IMR register. Otherwise, bit 5 of IRQ register is latched as a flag only.

- **Notes:** If it is necessary to receive an LVD interrupt upon power-up at an operating voltage lower than the low battery detect threshold, enable interrupts using the Enable Interrupt instruction (EI) prior to enabling the voltage detection.

R248 P01M(F8H)



* Default setting after reset; only P00, P01 and P07 are available on 20-pin configurations.

Figure 50. Port 0 and 1 Mode Register (F8H: Write Only)



8KB Standard Temperature: 0° to +70°C

| Part Number | Description | Part Number | Description |
|--------------------|--------------------|--------------------|--------------------|
| ZGP323HSH4808C | 48-pin SSOP 8K OTP | ZGP323HSS2808C | 28-pin SOIC 8K OTP |
| ZGP323HSP4008C | 40-pin PDIP 8K OTP | ZGP323HSH2008C | 20-pin SSOP 8K OTP |
| ZGP323HSH2808C | 28-pin SSOP 8K OTP | ZGP323HSP2008C | 20-pin PDIP 8K OTP |
| ZGP323HSP2808C | 28-pin PDIP 8K OTP | ZGP323HSS2008C | 20-pin SOIC 8K OTP |

8KB Extended Temperature: -40° to +105°C

| Part Number | Description | Part Number | Description |
|--------------------|--------------------|--------------------|--------------------|
| ZGP323HEH4808C | 48-pin SSOP 8K OTP | ZGP323HES2808C | 28-pin SOIC 8K OTP |
| ZGP323HEP4008C | 40-pin PDIP 8K OTP | ZGP323HEH2008C | 20-pin SSOP 8K OTP |
| ZGP323HEH2808C | 28-pin SSOP 8K OTP | ZGP323HEP2008C | 20-pin PDIP 8K OTP |
| ZGP323HEP2808C | 28-pin PDIP 8K OTP | ZGP323HES2008C | 20-pin SOIC 8K OTP |

8KB Automotive Temperature: -40° to +125°C

| Part Number | Description | Part Number | Description |
|--------------------|--------------------|--------------------|--------------------|
| ZGP323HAH4808C | 48-pin SSOP 8K OTP | ZGP323HAS2808C | 28-pin SOIC 8K OTP |
| ZGP323HAP4008C | 40-pin PDIP 8K OTP | ZGP323HAH2008C | 20-pin SSOP 8K OTP |
| ZGP323HAH2808C | 28-pin SSOP 8K OTP | ZGP323HAP2008C | 20-pin PDIP 8K OTP |
| ZGP323HAP2808C | 28-pin PDIP 8K OTP | ZGP323HAS2008C | 20-pin SOIC 8K OTP |

Replace C with G for Lead-Free Packaging

- pin 4
- E
- EPROM
 - selectable options 64
- expanded register file 26
- expanded register file architecture 28
- expanded register file control registers 71
 - flag 80
 - interrupt mask register 79
 - interrupt priority register 78
 - interrupt request register 79
 - port 0 and 1 mode register 77
 - port 2 configuration register 75
 - port 3 mode register 76
 - port configuration register 75
 - register pointer 80
 - stack pointer high register 81
 - stack pointer low register 81
 - stop-mode recovery register 73
 - stop-mode recovery register 2 74
 - T16 control register 69
 - T8 and T16 common control functions register 67
 - T8/T16 control register 70
 - TC8 control register 66
 - watch-dog timer register 75
- F
- features
 - standby modes 1
- functional description
 - counter/timer functional blocks 40
 - CTR(D)01h register 35
 - CTR0(D)00h register 33
 - CTR2(D)02h register 37
 - CTR3(D)03h register 39
 - expanded register file 26
 - expanded register file architecture 28
 - HI16(D)09h register 32
 - HI8(D)0Bh register 32
 - L08(D)0Ah register 32
 - L0I6(D)08h register 32
 - program memory map 26
 - RAM 25
 - register description 65
 - register file 30
 - register pointer 29
 - register pointer detail 31
 - SMR2(F)0D1h register 40
 - stack 31
 - TC16H(D)07h register 32
 - TC16L(D)06h register 33
 - TC8H(D)05h register 33
 - TC8L(D)04h register 33
- G
- glitch filter circuitry 40
- H
- halt instruction, counter/timer 54
- I
- input circuit 40
- interrupt block diagram, counter/timer 51
- interrupt types, sources and vectors 52
- L
- low-voltage detection register 65
- M
- memory, program 25
- modulo-N mode
 - T16_OUT 47
 - T8_OUT 43
- O
- oscillator configuration 53
- output circuit, counter/timer 49
- P
- package information
 - 20-pin DIP package diagram 82
 - 20-pin SSOP package diagram 84
 - 28-pin DIP package diagram 86
 - 28-pin SOIC package diagram 85
 - 28-pin SSOP package diagram 87
 - 40-pin DIP package diagram 87
 - 48-pin SSOP package diagram 89
- pin configuration
 - 20-pin DIP/SOIC/SSOP 5