

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

| Details | |
|----------------------------|---|
| Product Status | Obsolete |
| Core Processor | Z8 |
| Core Size | 8-Bit |
| Speed | 8MHz |
| Connectivity | - |
| Peripherals | HLVD, POR, WDT |
| Number of I/O | 24 |
| Program Memory Size | 32KB (32K x 8) |
| Program Memory Type | OTP |
| EEPROM Size | - |
| RAM Size | 237 x 8 |
| Voltage - Supply (Vcc/Vdd) | 2V ~ 5.5V |
| Data Converters | - |
| Oscillator Type | Internal |
| Operating Temperature | 0°C ~ 70°C (TA) |
| Mounting Type | Through Hole |
| Package / Case | 28-DIP (0.600", 15.24mm) |
| Supplier Device Package | - |
| Purchase URL | https://www.e-xfl.com/product-detail/zilog/zgp323hsp2832c |
| | |


Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



Table 3. Power Connections

| Connection | Circuit | Device | |
|------------|-----------------|-----------------|--|
| Power | V _{CC} | V _{DD} | |
| Ground | GND | V _{SS} | |



Note: Refer to the specific package for available pins.

Figure 1. Functional Block Diagram

ZGP323H Product Specification



| | I | | | | | |
|-------|---|----|------------|----|---|-----------|
| NC | | 1 | \bigcirc | 48 | _ | NC |
| P25 | | 2 | | 47 | - | NC |
| P26 | | 3 | | 46 | _ | P24 |
| P27 | | 4 | | 45 | | P23 |
| P04 | | 5 | | | _ | P22 |
| N/C | | 6 | | | - | P21 |
| P05 | | 7 | | | _ | P20 |
| P06 | | 8 | | 42 | | P03 |
| P14 | | 9 | | 40 | | P13 |
| P15 | | 10 | | 39 | - | P12 |
| P07 | | 11 | | 38 | | VSS |
| VDD | | 12 | 48-Pin | 37 | | VSS |
| VDD | | 13 | SSOP | | _ | N/C |
| N/C | | 14 | | 35 | - | P02 |
| P16 | | 15 | | 34 | | P11 |
| P17 | | 16 | | | | P10 |
| XTAL2 | | 17 | | 32 | - | P01 |
| XTAL1 | Π | 18 | | 31 | | P00 |
| P31 | | 19 | | 30 | | N/C |
| P32 | | 20 | | 29 | - | PREF1/P30 |
| P33 | | 21 | | 28 | | P36 |
| | | 22 | | 27 | | P37 |
| | | 22 | | 26 | _ | P35 |
| VSS | | 23 | | 25 | _ | RESET |
| | | 27 | | 25 | | |

Figure 6. 48-Pin SSOP Pin Configuration

Table 6. 40- and 48-Pin Configuration

| 40-Pin PDIP # | 48-Pin SSOP # | Symbol |
|---------------|---------------|--------|
| 26 | 31 | P00 |
| 27 | 32 | P01 |
| 30 | 35 | P02 |
| 34 | 41 | P03 |
| 5 | 5 | P04 |
| 6 | 7 | P05 |
| 7 | 8 | P06 |
| 10 | 11 | P07 |
| 28 | 33 | P10 |
| 29 | 34 | P11 |
| 32 | 39 | P12 |

ZGP323H Product Specification



| 40-Pin PDIP # | 48-Pin SSOP # | Symbol |
|---------------|---------------|-----------------|
| 33 | 40 | P13 |
| 8 | 9 | P14 |
| 9 | 10 | P15 |
| 12 | 15 | P16 |
| 13 | 16 | P17 |
| 35 | 42 | P20 |
| 36 | 43 | P21 |
| 37 | 44 | P22 |
| 38 | 45 | P23 |
| 39 | 46 | P24 |
| 2 | 2 | P25 |
| 3 | 3 | P26 |
| 4 | 4 | P27 |
| 16 | 19 | P31 |
| 17 | 20 | P32 |
| 18 | 21 | P33 |
| 19 | 22 | P34 |
| 22 | 26 | P35 |
| 24 | 28 | P36 |
| 23 | 27 | P37 |
| 20 | 23 | NC |
| 40 | 47 | NC |
| 1 | 1 | NC |
| 21 | 25 | RESET |
| 15 | 18 | XTAL1 |
| 14 | 17 | XTAL2 |
| 11 | 12, 13 | V _{DD} |
| 31 | 24, 37, 38 | V _{SS} |
| 25 | 29 | Pref1/P30 |
| | 48 | NC |
| | 6 | NC |
| | 14 | NC |
| | 30 | NC |
| | 36 | NC |
| | | |

Table 6. 40- and 48-Pin Configuration (Continued)



| | | | T _A = -40°0 | C to +105 | °C | | | |
|---------------------|---|-----------------|------------------------|-----------|--------------------------|-------|--|---------|
| Symbol | Parameter | V _{CC} | Min | Typ(7) | Max | Units | Conditions | Notes |
| V _{OH2} | Output High Voltage (P36, P37, P00, P01) | 2.0-5.5 | V _{CC} -0.8 | | | V | I _{OH} = -7mA | |
| V _{OL1} | Output Low Voltage | 2.0-5.5 | | | 0.4 | V | $I_{OL} = 4.0 \text{mA}$ | |
| V _{OL2} | Output Low Voltage (P00, P01, P36, P37) | 2.0-5.5 | | | 0.8 | V | I _{OL} = 10mA | |
| V _{OFFSET} | Comparator Input Offset Voltage | 2.0-5.5 | | | 25 | mV | | |
| V _{REF} | Comparator Reference Voltage | 2.0-5.5 | 0 | | V _{DD} -1.75 | V | | |
| IIL | Input Leakage | 2.0-5.5 | -1 | | 1 | μA | V _{IN} = 0V, V _{CC} Pull-ups disabled | |
| R _{PU} | Pull-up Resistance | 2.0V | 200.0 | | 700.0 | KΩ | V _{IN} = 0V; Pullups selected by mask | |
| | | 3.6V | 50.0 | | 300.0 | KΩ | option | |
| | | 5.0V | 25.0 | | 175.0 | KΩ | - | |
| I _{OL} | Output Leakage | 2.0-5.5 | -1 | | 1 | μA | $V_{IN} = 0V, V_{CC}$ | |
| I _{CC} | Supply Current | 2.0V | | 1 | 3 | mA | at 8.0 MHz | 1, 2 |
| | | 3.6V | | 5 | 10 | mA | at 8.0 MHz | 1, 2 |
| | | 5.5V | | 10 | 15 | mA | at 8.0 MHz | 1, 2 |
| I _{CC1} | Standby Current | 2.0V | | 0.5 | 1.6 | mA | V _{IN} = 0V, Clock at 8.0MHz | 1, 2, 6 |
| | (HALT Mode) | 3.6V | | 0.8 | 2.0 | mA | V _{IN} = 0V, Clock at 8.0MHz | 1, 2, 6 |
| | | 5.5V | | 1.3 | 3.2 | mA | V _{IN} = 0V, Clock at 8.0MHz | 1, 2, 6 |
| I _{CC2} | Standby Current (Stop | 2.0V | | 1.6 | 12 | μA | V _{IN} = 0 V, V _{CC} WDT not Running | 3 |
| | Mode) | 3.6V | | 1.8 | 15 | μA | V _{IN} = 0 V, V _{CC} WDT not Running | 3 |
| | | 5.5V | | 1.9 | 18 | μA | $V_{IN} = 0 V, V_{CC} WDT not Running$ | 3 |
| | | 2.0V | | 5 | 30 | μA | $V_{IN} = 0 V, V_{CC} WDT$ is Running | 3 |
| | | 3.6V | | 8 | 40 | μA | $V_{IN} = 0 V, V_{CC} WDT$ is Running | 3 |
| | | 5.5V | | 15 | 60 | μA | $V_{IN} = 0 V, V_{CC} WDT$ is Running | 3 |
| I _{LV} | Standby Current (Low Voltage) | | | 1.2 | 6 | μA | Measured at 1.3V | 4 |
| V _{BO} | V _{CC} Low Voltage Protection | | | 1.9 | 2.15 | V | 8MHz maximum Ext. CLK Freq. | |
| V_{LVD} | V _{CC} Low Voltage Detection | | | 2.4 | | V | | |
| V _{HVD} | Vcc High Voltage Detection | | | 2.7 | | V | | |
| - | | | | | | | | |

Table 10. GP323HE DC Characteristics (Continued)

Notes:

1. All outputs unloaded, inputs at rail.

2. CL1 = CL2 = 100 pF.

3. Oscillator stopped.

4. Oscillator stops when V_{CC} falls below V_{BO} limit.

 It is strongly recommended to add a filter capacitor (minimum 0.1 μF), physically close to VCC and V_{SS} pins if operating voltage fluctuations are anticipated, such as those resulting from driving an Infrared LED.

6. Comparator and Timers are on. Interrupt disabled.

7. Typical values shown are at 25 degrees C.



Table 11. GP323HA DC Characteristics (Continued)

| | T _A = -40°C to +125°C | | | | | | | |
|------------------|-------------------------------------|-----------------|------------------------|-------------|-----|-------|--|----------------------------|
| Symbol | Parameter | V _{CC} | Min | Typ(7) | Max | Units | Conditions | Notes |
| V _{HVD} | Vcc High Voltage Detection | | | 2.7 | | V | | |
| Notes: | | | | | | | | |
| 1. All o | outputs unloaded, inpu | ıts at rail. | | | | | | |
| 2. CL1 | 1 = CL2 = 100 pF. | | | | | | | |
| 3. Osc | cillator stopped. | | | | | | | |
| 4. Osc | cillator stops when V _{CC} | falls below | V _{BO} limit. | | | | | |
| volt | age fluctuations are a | nticipated, su | ch as thos | e resulting | | | cally close to VCC and nfrared LED. | V_{SS} pins if operating |
| 6. Cor | mparator and Timers a | re on. Interru | pt disabled | 1. | | | | |

7. Typical values shown are at 25 degrees C.

Table 12. EPROM/OTP Characteristics

| Symbol | Parameter | Min. | Тур. | Max. | Unit | Notes |
|--------|----------------------------|------|------|------|---------|-------|
| | Erase Time | 15 | | | Minutes | 1,3 |
| | Data Retention @ use years | | 10 | | Years | 2 |
| | Program/Erase Endurance | 100 | | | Cycles | 1 |

Notes:

1. For windowed cerdip package only.

2. Standard: 0°C to 70°C; Extended: -40°C to +105°C; Automotive: -40°C to +125°C. Determined using the Arrhenius model, which is an industry standard for estimating data retention of floating gate technologies:

AF = exp[(Ea/k)*(1/Tuse - 1/TStress)] Where: Ea is the intrinsic activation energy (eV; typ. 0.8) k is Boltzman's constant (8.67 x 10-5 eV/°K) °K = -273.16°C Tuse = Use Temperature in °K TStress = Stress Temperature in °K 3. At a stable UV Lamp output of 20mW/CM²

ZGP323H Product Specification



| Leastion of C | 0700 | Not Accessible |
|----------------------------------|-----------|---------------------|
| Location of 3 | 2768 1 | On-Chip |
| instruction | | ROM |
| executed after RESET | | |
| | 12 | Reset Start Address |
| | 11 | IRQ5 |
| | 10 | IRQ5 |
| | 9 | IRQ4 |
| | 8 | IRQ4 |
| | 7 | IRQ3 |
| Interrupt Vector (Lower Byte) | 6 | IRQ3 |
| | 5 | IRQ2 |
| Interrupt Vecto | 4 r | ✓ IRQ2 |
| (Upper Byte | | IRQ1 |
| | 2 | IRQ1 |
| | 1 | IRQ0 |
| | 0 | IRQ0 |



Expanded Register File

The register file has been expanded to allow for additional system control registers and for mapping of additional peripheral devices into the register address area. The Z8[®] register address space (R0 through R15) has been implemented as 16 banks, with 16 registers per bank. These register groups are known as the



T8/T16_Logic/Edge _Detect

In TRANSMIT Mode, this field defines how the outputs of T8 and T16 are combined (AND, OR, NOR, NAND).

In DEMODULATION Mode, this field defines which edge should be detected by the edge detector.

Transmit_Submode/Glitch Filter

In Transmit Mode, this field defines whether T8 and T16 are in the PING-PONG mode or in independent normal operation mode. Setting this field to "NORMAL OPERATION Mode" terminates the "PING-PONG Mode" operation. When set to 10, T16 is immediately forced to a 0; a setting of 11 forces T16 to output a 1.

In DEMODULATION Mode, this field defines the width of the glitch that must be filtered out.

Initial_T8_Out/Rising_Edge

In TRANSMIT Mode, if 0, the output of T8 is set to 0 when it starts to count. If 1, the output of T8 is set to 1 when it starts to count. When the counter is not enabled and this bit is set to 1 or 0, T8_OUT is set to the opposite state of this bit. This ensures that when the clock is enabled, a transition occurs to the initial state set by CTR1, D1.

In DEMODULATION Mode, this bit is set to 1 when a rising edge is detected in the input signal. In order to reset the mode, a 1 should be written to this location.

Initial_T16 Out/Falling _Edge

In TRANSMIT Mode, if it is 0, the output of T16 is set to 0 when it starts to count. If it is 1, the output of T16 is set to 1 when it starts to count. This bit is effective only in Normal or PING-PONG Mode (CTR1, D3; D2). When the counter is not enabled and this bit is set, T16_OUT is set to the opposite state of this bit. This ensures that when the clock is enabled, a transition occurs to the initial state set by CTR1, D0.

In DEMODULATION Mode, this bit is set to 1 when a falling edge is detected in the input signal. In order to reset it, a 1 should be written to this location.

Note: Modifying CTR1 (D1 or D0) while the counters are enabled causes unpredictable output from T8/16_OUT.

CTR2 Counter/Timer 16 Control Register—CTR2(D)02H

Table 17 lists and briefly describes the fields for this register.








Figure 19. Transmit Mode Flowchart



into LO8; if it is a negative edge, data is put into HI8. From that point, one of the edge detect status bits (CTR1, D1; D0) is set, and an interrupt can be generated if enabled (CTR0, D2). Meanwhile, T8 is loaded with FFh and starts counting again. If T8 reaches 0, the timeout status bit (CTR0, D5) is set, and an interrupt can be generated if enabled (CTR0, D1). T8 then continues counting from FFH (see Figure 23 and Figure 24).



Figure 23. Demodulation Mode Count Capture Flowchart



46

T16 Transmit Mode

In NORMAL or PING-PONG mode, the output of T16 when not enabled, is dependent on CTR1, D0. If it is a 0, T16_OUT is a 1; if it is a 1, T16_OUT is 0. You can force the output of T16 to either a 0 or 1 whether it is enabled or not by programming CTR1 D3; D2 to a 10 or 11.

When T16 is enabled, TC16H * 256 + TC16L is loaded, and T16_OUT is switched to its initial value (CTR1, D0). When T16 counts down to 0, T16_OUT is toggled (in NORMAL or PING-PONG mode), an interrupt (CTR2, D1) is generated (if enabled), and a status bit (CTR2, D5) is set. See Figure 25.



Figure 25. 16-Bit Counter/Timer Circuits

Note: Global interrupts override this function as described in "Interrupts" on page 50.

If T16 is in SINGLE-PASS mode, it is stopped at this point (see Figure 26). If it is in Modulo-N Mode, it is loaded with TC16H * 256 + TC16L, and the counting continues (see Figure 27).

You can modify the values in TC16H and TC16L at any time. The new values take effect when they are loaded.






Figure 28. Ping-Pong Mode Diagram

Initiating PING-PONG Mode

First, make sure both counter/timers are not running. Set T8 into Single-Pass mode (CTR0, D6), set T16 into SINGLE-PASS mode (CTR2, D6), and set the Ping-Pong mode (CTR1, D2; D3). These instructions can be in random order. Finally, start PING-PONG mode by enabling either T8 (CTR0, D7) or T16 (CTR2, D7). See Figure 29.





The initial value of T8 or T16 must not be 1. Stopping the timer and restarting the timer reloads the initial value to avoid an unknown previous value.








Figure 34. SCLK Circuit

Stop-Mode Recovery Source (D2, D3, and D4)

These three bits of the SMR specify the wake-up source of the Stop recovery (Figure 35 and Table 22).

Stop-Mode Recovery Register 2—SMR2(F)0DH

Table 21 lists and briefly describes the fields for this register.

| Field | Bit Position | | Value | Description |
|----------------|--------------|---|------------------|------------------------------|
| Reserved | 7 | | 0 | Reserved (Must be 0) |
| Recovery Level | -6 | W | 0 [†] | Low |
| - | | | 1 | High |
| Reserved | 5 | | 0 | Reserved (Must be 0) |
| Source | 432 | W | 000 [†] | A. POR Only |
| | | | 001 | B. NAND of P23–P20 |
| | | | 010 | C. NAND of P27–P20 |
| | | | 011 | D. NOR of P33–P31 |
| | | | 100 | E. NAND of P33–P31 |
| | | | 101 | F. NOR of P33–P31, P00, P07 |
| | | | 110 | G. NAND of P33–P31, P00, P07 |
| | | | 111 | H. NAND of P33–P31, P22–P20 |
| Reserved | 10 | | 00 | Reserved (Must be 0) |

Notes:

* Port pins configured as outputs are ignored as a SMR recovery source. † Indicates the value upon Power-On Reset




Table 23. Watch-Dog Timer Time Select

| D1 | D0 | Timeout of Internal RC-Oscillator |
|----|----|-----------------------------------|
| 0 | 0 | 5ms min. |
| 0 | 1 | 10ms min. |
| 1 | 0 | 20ms min. |
| 1 | 1 | 80ms min. |

WDTMR During Halt (D2)

This bit determines whether or not the WDT is active during HALT Mode. A 1 indicates active during HALT. The default is 1. See Figure 38.




* CLR1 and CLR2 enable the WDT/POR and 18 Clock Reset timers respectively upon a Low-to-

Figure 38. Resets and WDT



SMR(0F)0BH




- * Default setting after reset
- * * Set after Stop Mode Recovery
- * * * At the XOR gate input
- * * * * Default setting after reset. Must be 1 if using a crystal or resonator clock source.
- * * * * * Default setting after Power On Reset. Not reset with a Stop Mode recovery.

Figure 45. Stop Mode Recovery Register ((0F)0BH: D6–D0=Write Only, D7=Read Only)











Figure 58. 20-Pin CDIP Package








Figure 59. 20-Pin PDIP Package Diagram





CONTROLLING DIMENSIONS : INCH










Figure 68. 48-Pin SSOP Package Design

Note: Check with ZiLOG on the actual bonding diagram and coordinate for chip-on-board assembly.





8KB Standard Temperature: 0° to +70°C

| Part Number | Description | Part Number | Description |
|----------------|--------------------|----------------|--------------------|
| ZGP323HSH4808C | 48-pin SSOP 8K OTP | ZGP323HSS2808C | 28-pin SOIC 8K OTP |
| ZGP323HSP4008C | 40-pin PDIP 8K OTP | ZGP323HSH2008C | 20-pin SSOP 8K OTP |
| ZGP323HSH2808C | 28-pin SSOP 8K OTP | ZGP323HSP2008C | 20-pin PDIP 8K OTP |
| ZGP323HSP2808C | 28-pin PDIP 8K OTP | ZGP323HSS2008C | 20-pin SOIC 8K OTP |

8KB Extended Temperature: -40° to +105°C

| - | | | |
|----------------|--------------------|----------------|--------------------|
| Part Number | Description | Part Number | Description |
| ZGP323HEH4808C | 48-pin SSOP 8K OTP | ZGP323HES2808C | 28-pin SOIC 8K OTP |
| ZGP323HEP4008C | 40-pin PDIP 8K OTP | ZGP323HEH2008C | 20-pin SSOP 8K OTP |
| ZGP323HEH2808C | 28-pin SSOP 8K OTP | ZGP323HEP2008C | 20-pin PDIP 8K OTP |
| ZGP323HEP2808C | 28-pin PDIP 8K OTP | ZGP323HES2008C | 20-pin SOIC 8K OTP |
| | | | |

8KB Automotive Temperature: -40° to +125°C

| Part Number | Description | Part Number | Description |
|----------------------|-----------------------|----------------|--------------------|
| ZGP323HAH4808C | 48-pin SSOP 8K OTP | ZGP323HAS2808C | 28-pin SOIC 8K OTP |
| ZGP323HAP4008C | 40-pin PDIP 8K OTP | ZGP323HAH2008C | 20-pin SSOP 8K OTP |
| ZGP323HAH2808C | 28-pin SSOP 8K OTP | ZGP323HAP2008C | 20-pin PDIP 8K OTP |
| ZGP323HAP2808C | 28-pin PDIP 8K OTP | ZGP323HAS2008C | 20-pin SOIC 8K OTP |
| Replace C with G for | r Lead-Free Packaging | | |
| | | | |





4KB Standard Temperature: 0° to +70°C

| Part Number | Description | Part Number | Description |
|----------------|--------------------|----------------|--------------------|
| ZGP323HSH4804C | 48-pin SSOP 4K OTP | ZGP323HSS2804C | 28-pin SOIC 4K OTP |
| ZGP323HSP4004C | 40-pin PDIP 4K OTP | ZGP323HSH2004C | 20-pin SSOP 4K OTP |
| ZGP323HSH2804C | 28-pin SSOP 4K OTP | ZGP323HSP2004C | 20-pin PDIP 4K OTP |
| ZGP323HSP2804C | 28-pin PDIP 4K OTP | ZGP323HSS2004C | 20-pin SOIC 4K OTP |

4KB Extended Temperature: -40° to +105°C

| | | ń | |
|----------------|--------------------|----------------|--------------------|
| Part Number | Description | Part Number | Description |
| ZGP323HEH4804C | 48-pin SSOP 4K OTP | ZGP323HES2804C | 28-pin SOIC 4K OTP |
| ZGP323HEP4004C | 40-pin PDIP 4K OTP | ZGP323HEH2004C | 20-pin SSOP 4K OTP |
| ZGP323HEH2804C | 28-pin SSOP 4K OTP | ZGP323HEP2004C | 20-pin PDIP 4K OTP |
| ZGP323HEP2804C | 28-pin PDIP 4K OTP | ZGP323HES2004C | 20-pin SOIC 4K OTP |
| | | | |

4KB Automotive Temperature: -40° to +125°C

| | • | | |
|----------------------|---------------------|----------------|--------------------|
| Part Number | Description | Part Number | Description |
| ZGP323HAH4804C | 48-pin SSOP 4K OTP | ZGP323HAS2804C | 28-pin SOIC 4K OTP |
| ZGP323HAP4004C | 40-pin PDIP 4K OTP | ZGP323HAH2004C | 20-pin SSOP 4K OTP |
| ZGP323HAH2804C | 28-pin SSOP 4K OTP | ZGP323HAP2004C | 20-pin PDIP 4K OTP |
| ZGP323HAP2804C | 28-pin PDIP 4K OTP | ZGP323HAS2004C | 20-pin SOIC 4K OTP |
| Replace C with G for | Lead-Free Packaging | | |

| Additional Components | | | |
|--|---------------------|------------------------------|--------------------|
| Part Number | Description | Part Number | Description |
| ZGP323ICE01ZEM (For 3.6V Emulation only) | Emulator/programmer | ZGP32300100ZPR (Ethernet) | Programming system |
| | | ZGP32300200ZPR (USB) | Programming system |



Example



ZGP323H Z8[®] OTP Microcontroller with IR Timers



28-pin DIP/SOIC/SSOP 6 40- and 48-pin 8 40-pin DIP 7 48-pin SSOP 8 pin functions port 0 (P07 - P00) 18 port 0 (P17 - P10) 19 port 0 configuration 19 port 1 configuration 20 port 2 (P27 - P20) 20 port 2 (P37 - P30) 21 port 2 configuration 21 port 3 configuration 22 port 3 counter/timer configuration 24 reset) 25 XTAL1 (time-based input 18 XTAL2 (time-based output) 18 ping-pong mode 48 port 0 configuration 19 port 0 pin function 18 port 1 configuration 20 port 1 pin function 19 port 2 configuration 21 port 2 pin function 20 port 3 configuration 22 port 3 pin function 21 port 3counter/timer configuration 24 port configuration register 55 power connections 3 power supply 5 program memory 25 map 26 R ratings, absolute maximum 10 register 61 CTR(D)01h 35 CTR0(D)00h 33 CTR2(D)02h 37 CTR3(D)03h 39 flag 80 HI16(D)09h 32

HI8(D)0Bh 32 interrupt priority 78 interrupt request 79 interruptmask 79 L016(D)08h 32 L08(D)0Ah 32 LVD(D)0Ch 65 pointer 80 port 0 and 1 77 port 2 configuration 75 port 3 mode 76 port configuration 55, 75 SMR2(F)0Dh 40 stack pointer high 81 stack pointer low 81 stop mode recovery 57 stop mode recovery 2 61 stop-mode recovery 73 stop-mode recovery 274 T16 control 69 T8 and T16 common control functions 67 T8/T16 control 70 TC16H(D)07h 32 TC16L(D)06h 33 TC8 control 66 TC8H(D)05h 33 TC8L(D)04h 33 voltage detection 71 watch-dog timer 75 register description Counter/Timer2 LS-Byte Hold 33 Counter/Timer2 MS-Byte Hold 32 Counter/Timer8 Control 33 Counter/Timer8 High Hold 33 Counter/Timer8 Low Hold 33 CTR2 Counter/Timer 16 Control 37 CTR3 T8/T16 Control 39 Stop Mode Recovery2 40 T16 Capture LO 32 T8 and T16 Common functions 35 T8_Capture_HI 32