



Welcome to **E-XFL.COM** 

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

| Details                    |   |
|----------------------------|---|
| Product Status             | Obsolete  |
| Core Processor             | Z8  |
| Core Size                  | 8-Bit   |
| Speed                      | 8MHz  |
| Connectivity               | -   |
| Peripherals                | HLVD, POR, WDT  |
| Number of I/O              | 24  |
| Program Memory Size        | 4KB (4K x 8)  |
| Program Memory Type        | OTP   |
| EEPROM Size                | -   |
| RAM Size                   | 237 x 8   |
| Voltage - Supply (Vcc/Vdd) | 2V ~ 5.5V   |
| Data Converters            | -   |
| Oscillator Type            | Internal  |
| Operating Temperature      | 0°C ~ 70°C (TA)   |
| Mounting Type              | Surface Mount   |
| Package / Case             | 28-SOIC (0.295", 7.50mm Width)                            |
| Supplier Device Package    | -   |
| Purchase URL               | https://www.e-xfl.com/product-detail/zilog/zgp323hss2804c |



# **Table of Contents**

| Revision Historyiii  |
|--|
| Development Features   |
| General Description  |
| Pin Description  |
| Absolute Maximum Ratings   |
| Standard Test Conditions   |
| DC Characteristics   |
| AC Characteristics   |
| Pin Functions  |
| XTAL2 Crystal 2 (Time-Based Output) 18   Port 0 (P07–P00) 18   Port 1 (P17–P10) 19 |
| Port 2 (P27–P20)   |
| Port 3 (P37–P30)   |
| Functional Description   |
| Program Memory   |
| Expanded Register File   |
| Stack  |
| Timers   |
| Expanded Register File Control Registers (0D)                                      |
| Expanded Register File Control Registers (0F)                                      |
| Standard Control Registers   |
| Package Information  |
| Ordering Information   |

PS023803-0305 Table of Contents



# List of Figures

| Figure 1.  | Functional Block Diagram                        | 3  |
|------------|---|----|
| Figure 2.  | Counter/Timers Diagram                          | 4  |
| Figure 3.  | 20-Pin PDIP/SOIC/SSOP/CDIP* Pin Configuration   | 5  |
| Figure 4.  | 28-Pin PDIP/SOIC/SSOP/CDIP* Pin Configuration   | 6  |
| Figure 5.  | 40-Pin PDIP/CDIP* Pin Configuration             | 7  |
| Figure 6.  | 48-Pin SSOP Pin Configuration                   | 8  |
| Figure 7.  | Test Load Diagram                               | 10 |
| Figure 8.  | AC Timing Diagram                               | 16 |
| Figure 9.  | Port 0 Configuration                            | 19 |
| Figure 10. | Port 1 Configuration                            | 20 |
| Figure 11. | Port 2 Configuration                            | 21 |
| Figure 12. | Port 3 Configuration                            | 22 |
| Figure 13. | Port 3 Counter/Timer Output Configuration       | 24 |
| Figure 14. | Program Memory Map (32K OTP)                    | 26 |
| Figure 15. | Expanded Register File Architecture             | 28 |
| Figure 16. | Register Pointer                                | 29 |
| Figure 17. | Register Pointer—Detail                         | 31 |
| Figure 18. | Glitch Filter Circuitry                         | 40 |
| Figure 19. | Transmit Mode Flowchart                         | 41 |
| Figure 20. | 8-Bit Counter/Timer Circuits                    | 42 |
| Figure 21. | T8_OUT in Single-Pass Mode                      | 43 |
| Figure 22. | T8_OUT in Modulo-N Mode                         | 43 |
| Figure 23. | Demodulation Mode Count Capture Flowchart       | 44 |
| Figure 24. | Demodulation Mode Flowchart                     | 45 |
| Figure 25. | 16-Bit Counter/Timer Circuits                   | 46 |
| Figure 26. | T16_OUT in Single-Pass Mode                     | 47 |
| Figure 27. | T16_OUT in Modulo-N Mode                        | 47 |
| Figure 28. | Ping-Pong Mode Diagram                          | 49 |
| Figure 29. | Output Circuit                                  | 49 |
| Figure 30. | Interrupt Block Diagram                         | 51 |
| Figure 31. | Oscillator Configuration                        | 53 |
| Figure 32. | Port Configuration Register (PCON) (Write Only) | 55 |
| Figure 33. | STOP Mode Recovery Register                     | 57 |

PS023803-0305 List of Figures




Figure 2. Counter/Timers Diagram

## **Pin Description**

The pin configuration for the 20-pin PDIP/SOIC/SSOP is illustrated in Figure 3 and described in Table 4. The pin configuration for the 28-pin PDIP/SOIC/SSOP are depicted in Figure 4 and described in Table 5. The pin configurations for the 40-pin PDIP and 48-pin SSOP versions are illustrated in Figure 5, Figure 6, and described in Table 6.

For customer engineering code development, a UV eraseable windowed cerdip packaging is offered in 20-pin, 28-pin, and 40-pin configurations. ZiLOG does not recommend nor guarantee these packages for use in production.

PS023803-0305 Pin Description

Table 9. GP323HS DC Characteristics (Continued)

|                  |  |          | T <sub>A</sub> =0°C | to +70°C |     |       |  |         |
|------------------|--|----------|---------------------|----------|-----|-------|--|---------|
| Symbol           | Parameter                                | $v_{cc}$ | Min                 | Typ(7)   | Max | Units | Conditions   | Notes   |
| I <sub>OL</sub>  | Output Leakage                           | 2.0-5.5  | -1                  |          | 1   | μΑ    | $V_{IN} = 0V, V_{CC}$                                  |         |
| I <sub>CC</sub>  | Supply Current                           | 2.0V     |                     | 1        | 3   | mA    | at 8.0 MHz   | 1, 2    |
|                  |  | 3.6V     |                     | 5        | 10  | mΑ    | at 8.0 MHz   | 1, 2    |
|                  |  | 5.5V     |                     | 10       | 15  | mΑ    | at 8.0 MHz   | 1, 2    |
| I <sub>CC1</sub> | Standby Current                          | 2.0V     |                     | 0.5      | 1.6 | mΑ    | V <sub>IN</sub> = 0V, Clock at 8.0MHz                  | 1, 2, 6 |
|                  | (HALT Mode)                              | 3.6V     |                     | 8.0      | 2.0 | mΑ    | V <sub>IN</sub> = 0V, Clock at 8.0MHz                  | 1, 2, 6 |
|                  |  | 5.5V     |                     | 1.3      | 3.2 | mΑ    | V <sub>IN</sub> = 0V, Clock at 8.0MHz                  | 1, 2, 6 |
| I <sub>CC2</sub> | Standby Current (Stop                    | 2.0V     |                     | 1.6      | 8   | μΑ    | V <sub>IN</sub> = 0 V, V <sub>CC</sub> WDT not Running | 3       |
|                  | Mode)                                    | 3.6V     |                     | 1.8      | 10  | μΑ    | $V_{IN} = 0 \text{ V}, V_{CC} \text{ WDT not Running}$ | 3       |
|                  |  | 5.5V     |                     | 1.9      | 12  | μA    | $V_{IN} = 0 \text{ V}, V_{CC} \text{ WDT not Running}$ | 3       |
|                  |  | 2.0V     |                     | 5        | 20  | μΑ    | V <sub>IN</sub> = 0 V, V <sub>CC</sub> WDT is Running  | 3       |
|                  |  | 3.6V     |                     | 8        | 30  | μΑ    | V <sub>IN</sub> = 0 V, V <sub>CC</sub> WDT is Running  | 3       |
|                  |  | 5.5V     |                     | 15       | 45  | μΑ    | $V_{IN} = 0 \text{ V}, V_{CC} \text{ WDT is Running}$  | 3       |
| I <sub>LV</sub>  | Standby Current (Low Voltage)            |          |                     | 1.2      | 6   | μΑ    | Measured at 1.3V                                       | 4       |
| V <sub>BO</sub>  | V <sub>CC</sub> Low Voltage              |          |                     | 1.9      | 2.0 | V     | 8MHz maximum   |         |
| ВО               | Protection                               |          |                     |          |     |       | Ext. CLK Freq.   |         |
| V <sub>LVD</sub> | V <sub>CC</sub> Low Voltage<br>Detection |          |                     | 2.4      |     | V     |  |         |
| V <sub>HVD</sub> | Vcc High Voltage<br>Detection            |          |                     | 2.7      |     | V     |  |         |

#### Notes:

- 1. All outputs unloaded, inputs at rail.
- 2. CL1 = CL2 = 100 pF.
- 3. Oscillator stopped.
- 4. Oscillator stops when  $V_{CC}$  falls below  $V_{BO}$  limit.
- 5. It is strongly recommended to add a filter capacitor (minimum 0.1  $\mu$ F), physically close to VCC and V<sub>SS</sub> pins if operating voltage fluctuations are anticipated, such as those resulting from driving an Infrared LED.
- 6. Comparator and Timers are on. Interrupt disabled.
- 7. Typical values shown are at 25 degrees C.

Table 10. GP323HE DC Characteristics

|                  |                             |                 | T <sub>A</sub> = -40°C | C to +10 | 5°C                  |       |                                    |       |
|------------------|-----------------------------|-----------------|------------------------|----------|----------------------|-------|------------------------------------|-------|
| Symbol           | Parameter                   | V <sub>CC</sub> | Min                    | Typ(7)   | Max                  | Units | Conditions                         | Notes |
| V <sub>CC</sub>  | Supply Voltage              |                 | 2.0                    |          | 5.5                  | V     | See Note 5                         | 5     |
| V <sub>CH</sub>  | Clock Input High<br>Voltage | 2.0-5.5         | 0.8 V <sub>CC</sub>    |          | V <sub>CC</sub> +0.3 | V     | Driven by External Clock Generator |       |
| V <sub>CL</sub>  | Clock Input Low<br>Voltage  | 2.0-5.5         | V <sub>SS</sub> -0.3   |          | 0.4                  | V     | Driven by External Clock Generator |       |
| $V_{IH}$         | Input High Voltage          | 2.0-5.5         | 0.7 V <sub>CC</sub>    |          | V <sub>CC</sub> +0.3 | V     |                                    |       |
| V <sub>IL</sub>  | Input Low Voltage           | 2.0-5.5         | V <sub>SS</sub> -0.3   |          | 0.2 V <sub>CC</sub>  | V     |                                    |       |
| V <sub>OH1</sub> | Output High Voltage         | 2.0-5.5         | V <sub>CC</sub> -0.4   |          |                      | V     | $I_{OH} = -0.5$ mA                 |       |

PS023803-0305 DC Characteristics

**Table 13. AC Characteristics** 

|    |                  |                                      | T <sub>A</sub> =0°C to +70°C (S)<br>-40°C to +105°C (E)<br>-40°C to +125°C (A)<br>8.0MHz |                     |         |                      |       | Watch-Dog<br>Timer<br>Mode<br>_Register |
|----|------------------|--------------------------------------|--|---------------------|---------|----------------------|-------|---|
| No | Symbol           | Parameter                            | V <sub>CC</sub>  | Minimum             | Maximum | Units                | Notes |   |
| 1  | ТрС              | Input Clock Period                   | 2.0-5.5  | 121                 | DC      | ns                   | 1     |   |
| 2  | TrC,TfC          | Clock Input Rise and Fall Times      | 2.0-5.5  |                     | 25      | ns                   | 1     |   |
| 3  | TwC              | Input Clock Width                    | 2.0-5.5  | 37                  |         | ns                   | 1     |   |
| 4  | TwTinL           | Timer Input<br>Low Width             | 2.0<br>5.5   | 100<br>70           |         | ns                   | 1     |   |
| 5  | TwTinH           | Timer Input High<br>Width            | 2.0-5.5  | ЗТрС                |         |                      | 1     |   |
| 6  | TpTin            | Timer Input Period                   | 2.0-5.5  | 8ТрС                |         |                      | 1     |   |
| 7  | TrTin,TfTin      | Timer Input Rise and Fall Timers     | 2.0-5.5  |                     | 100     | ns                   | 1     |   |
| 8  | TwlL             | Interrupt Request<br>Low Time        | 2.0<br>5.5   | 100<br>70           |         | ns                   | 1, 2  |   |
| 9  | TwlH             | Interrupt Request<br>Input High Time | 2.0-5.5  | 5TpC                |         |                      | 1, 2  |   |
| 10 | Twsm             | Stop-Mode<br>Recovery Width          | 2.0-5.5  | 12                  |         | ns                   | 3     |   |
|    |                  | Spec                                 |  | 5TpC                |         |                      | 4     |   |
| 11 | Tost             | Oscillator<br>Start-Up Time          | 2.0-5.5  |                     | 5TpC    |                      | 4     |   |
| 12 | Twdt             | Watch-Dog Timer<br>Delay Time        | 2.0-5.5<br>2.0-5.5<br>2.0-5.5<br>2.0-5.5   | 5<br>10<br>20<br>80 |         | ms<br>ms<br>ms<br>ms |       | 0, 0<br>0, 1<br>1, 0<br>1, 1            |
| 13 | T <sub>POR</sub> | Power-On Reset                       | 2.0-5.5  | 2.5                 | 10      | ms                   |       |   |
|    |                  |                                      |  |                     |         |                      |       |   |

### Notes:

- 1. Timing Reference uses 0.9  $V_{CC}$  for a logic 1 and 0.1  $V_{CC}$  for a logic 0. 2. Interrupt request through Port 3 (P33–P31).
- 3. SMR D5 = 1.
- 4. SMR D5 = 0.

PS023803-0305 **AC Characteristics** 

#### **Timers**

## T8\_Capture\_HI—HI8(D)0BH

This register holds the captured data from the output of the 8-bit Counter/Timer0. Typically, this register holds the number of counts when the input signal is 1.

| Field         | Bit Position |     | Description               |
|---------------|--------------|-----|---------------------------|
| T8_Capture_HI | [7:0]        | R/W | Captured Data - No Effect |

### T8\_Capture\_LO—L08(D)0AH

This register holds the captured data from the output of the 8-bit Counter/Timer0. Typically, this register holds the number of counts when the input signal is 0.

| Field         | Bit Position |     | Description               |
|---------------|--------------|-----|---------------------------|
| T8_Capture_L0 | [7:0]        | R/W | Captured Data - No Effect |

### T16\_Capture\_HI—HI16(D)09H

This register holds the captured data from the output of the 16-bit Counter/ Timer16. This register holds the MS-Byte of the data.

| Field          | Bit Position |     | Description               |
|----------------|--------------|-----|---------------------------|
| T16_Capture_HI | [7:0]        | R/W | Captured Data - No Effect |

### T16\_Capture\_LO—L016(D)08H

This register holds the captured data from the output of the 16-bit Counter/ Timer16. This register holds the LS-Byte of the data.

| Field          | Bit Position | Description                   |
|----------------|--------------|-------------------------------|
| T16_Capture_LO | [7:0]        | R/W Captured Data - No Effect |

## Counter/Timer2 MS-Byte Hold Register—TC16H(D)07H

| Field       | Bit Position |     | Description |
|-------------|--------------|-----|-------------|
| T16_Data_HI | [7:0]        | R/W | Data        |

Table 16. CTR1(0D)01H T8 and T16 Common Functions (Continued)

| Field             | Bit Position |     | Value | Description            |
|-------------------|--------------|-----|-------|------------------------|
| Transmit_Submode/ | 32           | R/W |       | Transmit Mode          |
| Glitch_Filter     |              |     | 00*   | Normal Operation       |
|                   |              |     | 01    | Ping-Pong Mode         |
|                   |              |     | 10    | T16_Out = 0            |
|                   |              |     | 11    | T16_Out = 1            |
|                   |              |     |       | Demodulation Mode      |
|                   |              |     | 00*   | No Filter              |
|                   |              |     | 01    | 4 SCLK Cycle           |
|                   |              |     | 10    | 8 SCLK Cycle           |
|                   |              |     | 11    | Reserved               |
| Initial_T8_Out/   | 1-           |     |       | Transmit Mode          |
| Rising Edge       |              | R/W | 0*    | T8_OUT is 0 Initially  |
|                   |              |     | 1     | T8_OUT is 1 Initially  |
|                   |              |     |       | Demodulation Mode      |
|                   |              | R   | 0*    | No Rising Edge         |
|                   |              |     | 1     | Rising Edge Detected   |
|                   |              | W   | 0     | No Effect              |
|                   |              |     | 1     | Reset Flag to 0        |
| Initial_T16_Out/  | 0            |     |       | Transmit Mode          |
| Falling_Edge      |              | R/W | 0*    | T16_OUT is 0 Initially |
|                   |              |     | 1     | T16_OUT is 1 Initially |
|                   |              |     |       | Demodulation Mode      |
|                   |              | R   | 0*    | No Falling Edge        |
|                   |              |     | 1     | Falling Edge Detected  |
|                   |              | W   | 0     | No Effect              |
|                   |              |     | 1     | Reset Flag to 0        |

#### Note:

#### Mode

If the result is 0, the counter/timers are in TRANSMIT mode; otherwise, they are in DEMODULATION mode.

#### P36\_Out/Demodulator\_Input

In TRANSMIT Mode, this bit defines whether P36 is used as a normal output pin or the combined output of T8 and T16.

In DEMODULATION Mode, this bit defines whether the input signal to the Counter/Timers is from P20 or P31.

If the input signal is from Port 31, a capture event may also generate an IRQ2 interrupt. To prevent generating an IRQ2, either disable the IRQ2 interrupt by clearing its IMR bit D2 or use P20 as the input.

<sup>\*</sup>Default at Power-On Reset

<sup>\*</sup>Default at Power-On Reset. Not reset with Stop Mode recovery.

## T8/T16\_Logic/Edge \_Detect

In TRANSMIT Mode, this field defines how the outputs of T8 and T16 are combined (AND, OR, NOR, NAND).

In DEMODULATION Mode, this field defines which edge should be detected by the edge detector.

#### Transmit\_Submode/Glitch Filter

In Transmit Mode, this field defines whether T8 and T16 are in the PING-PONG mode or in independent normal operation mode. Setting this field to "NORMAL OPERATION Mode" terminates the "PING-PONG Mode" operation. When set to 10, T16 is immediately forced to a 0; a setting of 11 forces T16 to output a 1.

In DEMODULATION Mode, this field defines the width of the glitch that must be filtered out.

## Initial\_T8\_Out/Rising\_Edge

In TRANSMIT Mode, if 0, the output of T8 is set to 0 when it starts to count. If 1, the output of T8 is set to 1 when it starts to count. When the counter is not enabled and this bit is set to 1 or 0, T8\_OUT is set to the opposite state of this bit. This ensures that when the clock is enabled, a transition occurs to the initial state set by CTR1, D1.

In DEMODULATION Mode, this bit is set to 1 when a rising edge is detected in the input signal. In order to reset the mode, a 1 should be written to this location.

#### Initial\_T16 Out/Falling \_Edge

In TRANSMIT Mode, if it is 0, the output of T16 is set to 0 when it starts to count. If it is 1, the output of T16 is set to 1 when it starts to count. This bit is effective only in Normal or PING-PONG Mode (CTR1, D3; D2). When the counter is not enabled and this bit is set, T16\_OUT is set to the opposite state of this bit. This ensures that when the clock is enabled, a transition occurs to the initial state set by CTR1, D0.

In DEMODULATION Mode, this bit is set to 1 when a falling edge is detected in the input signal. In order to reset it, a 1 should be written to this location.

**Note:** Modifying CTR1 (D1 or D0) while the counters are enabled causes unpredictable output from T8/16\_OUT.

## CTR2 Counter/Timer 16 Control Register—CTR2(D)02H

Table 17 lists and briefly describes the fields for this register.




Figure 19. Transmit Mode Flowchart



48

#### If D6 of CTR2 Is 1

T16 ignores the subsequent edges in the input signal and continues counting down. A timeout of T8 causes T16 to capture its current value and generate an interrupt if enabled (CTR2, D2). In this case, T16 does not reload and continues counting. If the D6 bit of CTR2 is toggled (by writing a 0 then a 1 to it), T16 captures and reloads on the next edge (rising, falling, or both depending on CTR1, D5; D4), continuing to ignore subsequent edges.

This T16 mode generally measures mark time, the length of an active carrier signal burst.

If T16 reaches 0, T16 continues counting from FFFFh. Meanwhile, a status bit (CTR2 D5) is set, and an interrupt timeout can be generated if enabled (CTR2 D1).

#### **Ping-Pong Mode**

This operation mode is only valid in TRANSMIT Mode. T8 and T16 must be programmed in Single-Pass mode (CTR0, D6; CTR2, D6), and Ping-Pong mode must be programmed in CTR1, D3; D2. The user can begin the operation by enabling either T8 or T16 (CTR0, D7 or CTR2, D7). For example, if T8 is enabled, T8\_OUT is set to this initial value (CTR1, D1). According to T8\_OUT's level, TC8H or TC8L is loaded into T8. After the terminal count is reached, T8 is disabled, and T16 is enabled. T16\_OUT then switches to its initial value (CTR1, D0), data from TC16H and TC16L is loaded, and T16 starts to count. After T16 reaches the terminal count, it stops, T8 is enabled again, repeating the entire cycle. Interrupts can be allowed when T8 or T16 reaches terminal control (CTR0, D1; CTR2, D1). To stop the ping-pong operation, write 00 to bits D3 and D2 of CTR1. See Figure 28.



**Note:** Enabling ping-pong operation while the counter/timers are running might cause intermittent counter/timer function. Disable the counter/timers and reset the status flags before instituting this operation.




Figure 30. Interrupt Block Diagram

53

#### Clock

The device's on-chip oscillator has a high-gain, parallel-resonant amplifier, for connection to a crystal or ceramic resonator, or any suitable external clock source (XTAL1 = Input, XTAL2 = Output). The crystal must be AT cut, 1 MHz to 8 MHz maximum, with a series resistance (RS) less than or equal to 100  $\Omega$ . The on-chip oscillator can be driven with a suitable external clock source.

The crystal must be connected across XTAL1 and XTAL2 using the recommended capacitors (capacitance greater than or equal to 22 pF) from each pin to ground.




Figure 31. Oscillator Configuration

**Table 22. Stop Mode Recovery Source** 

| SMR | :432 |    | Operation                          |  |  |
|-----|------|----|------------------------------------|--|--|
| D4  | D3   | D2 | Description of Action              |  |  |
| 0   | 0    | 0  | POR and/or external reset recovery |  |  |
| 0   | 0    | 1  | Reserved                           |  |  |
| 0   | 1    | 0  | P31 transition                     |  |  |
| 0   | 1    | 1  | P32 transition                     |  |  |
| 1   | 0    | 0  | P33 transition                     |  |  |
| 1   | 0    | 1  | P27 transition                     |  |  |
| 1   | 1    | 0  | Logical NOR of P20 through P23     |  |  |
| 1   | 1    | 1  | Logical NOR of P20 through P27     |  |  |

Note: Any Port 2 bit defined as an output drives the corresponding input to the default state. This condition allows the remaining inputs to control the AND/OR function. Refer to SMR2 register on page 61 for other recover sources.

## **Stop Mode Recovery Delay Select (D5)**

This bit, if Low, disables the T<sub>POR</sub> delay after Stop Mode Recovery. The default configuration of this bit is 1. If the "fast" wake up is selected, the Stop Mode Recovery source must be kept active for at least 5 TpC.

**Note:** This bit must be set to 1 if using a crystal or resonator clock source. The T<sub>POR</sub> delay allows the clock source to stabilize before executing instructions.

#### Stop Mode Recovery Edge Select (D6)

A 1 in this bit position indicates that a High level on any one of the recovery sources wakes the device from Stop Mode. A 0 indicates Low level recovery. The default is 0 on POR.

## Cold or Warm Start (D7)

This bit is read only. It is set to 1 when the device is recovered from Stop Mode. The bit is set to 0 when the device reset is other than Stop Mode Recovery (SMR).


#### 62

#### Watch-Dog Timer Mode Register (WDTMR)

The Watch-Dog Timer (WDT) is a retriggerable one-shot timer that resets the Z8<sup>®</sup> CPU if it reaches its terminal count. The WDT must initially be enabled by executing the WDT instruction. On subsequent executions of the WDT instruction, the WDT is refreshed. The WDT circuit is driven by an on-board RC-oscillator. The WDT instruction affects the Zero (Z), Sign (S), and Overflow (V) flags.

The POR clock source the internal RC-oscillator. Bits 0 and 1 of the WDT register control a tap circuit that determines the minimum timeout period. Bit 2 determines whether the WDT is active during HALT, and Bit 3 determines WDT activity during Stop. Bits 4 through 7 are reserved (Figure 37). This register is accessible only during the first 60 processor cycles (120 XTAL clocks) from the execution of the first instruction after Power-On-Reset, Watch-Dog Reset, or a Stop-Mode Recovery (Figure 36). After this point, the register cannot be modified by any means (intentional or otherwise). The WDTMR cannot be read. The register is located in Bank F of the Expanded Register Group at address location <code>0Fh</code>. It is organized as shown in Figure 37.

#### WDTMR(0F)0Fh



<sup>\*</sup> Default setting after reset

Figure 37. Watch-Dog Timer Mode Register (Write Only)

#### WDT Time Select (D0, D1)


This bit selects the WDT time period. It is configured as indicated in Table 23.

68

Notes: Take care in differentiating the Transmit Mode from Demodulation Mode. Depending on which of these two modes is operating, the CTR1 bit has different functions.

> Changing from one mode to another cannot be performed without disabling the counter/timers.

## SMR2(0F)0DH




Note: If used in conjunction with SMR, either of the two specified events causes a Stop-Mode Recovery.

Figure 46. Stop Mode Recovery Register 2 ((0F)0DH:D2-D4, D6 Write Only)

<sup>\*</sup> Default setting after reset. Not reset with a Stop Mode recovery.

<sup>\* \*</sup> At the XOR gate input

## WDTMR(0F)0FH




<sup>\*</sup> Default setting after reset. Not reset with a Stop Mode recovery.

Figure 47. Watch-Dog Timer Register ((0F) 0FH: Write Only)

## **Standard Control Registers**

R246 P2M(F6H)



<sup>\*</sup> Default setting after reset. Not reset with a Stop Mode recovery.

Figure 48. Port 2 Mode Register (F6H: Write Only)

## R252 Flags(FCH)






Figure 54. Flag Register (FCH: Read/Write)


R253 RP(FDH)



Default setting after reset = 0000 0000

Figure 55. Register Pointer (FDH: Read/Write)











Figure 58. 20-Pin CDIP Package



| SYMBOL  | MILLIN | METER | INCH     |       |  |
|---------|--------|-------|----------|-------|--|
| STWIDOL | MIN    | MAX   | MIN      | MAX   |  |
| A1      | 0.38   | 0.81  | .015     | .032  |  |
| A2      | 3.25   | 3.68  | .128     | .145  |  |
| В       | 0.41   | 0.51  | .016     | .020  |  |
| B1      | 1.47   | 1.57  | .058     | .062  |  |
| С       | 0.20   | 0.30  | .008     | .012  |  |
| D       | 25.65  | 26.16 | 1.010    | 1.030 |  |
| E       | 7.49   | 8.26  | .295     | .325  |  |
| E1      | 6.10   | 6.65  | .240     | .262  |  |
| е       | 2.54   | BSC   | .100 BSC |       |  |
| eA      | 7.87   | 9.14  | .310     | .360  |  |
| L       | L 3.18 |       | .125     | .135  |  |
| Q1      | 1.42   | 1.65  | .056     | .065  |  |
| S       | 1.52   | 1.65  | .060     | .065  |  |





CONTROLLING DIMENSIONS : INCH

Figure 59. 20-Pin PDIP Package Diagram

PS023803-0305 Package Information




Figure 61. 20-Pin SSOP Package Diagram

PS023803-0305 Package Information