

Welcome to [E-XFL.COM](#)

#### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "[Embedded - Microcontrollers](#)"

##### Details

Product Status	Obsolete
Core Processor	Z8
Core Size	8-Bit
Speed	8MHz
Connectivity	-
Peripherals	HLVD, POR, WDT
Number of I/O	24
Program Memory Size	8KB (8K x 8)
Program Memory Type	OTP
EEPROM Size	-
RAM Size	237 x 8
Voltage - Supply (Vcc/Vdd)	2V ~ 5.5V
Data Converters	-
Oscillator Type	Internal
Operating Temperature	0°C ~ 70°C (TA)
Mounting Type	Surface Mount
Package / Case	28-SOIC (0.295", 7.50mm Width)
Supplier Device Package	-
Purchase URL	<a href="https://www.e-xfl.com/product-detail/zilog/zgp323hss2808c00tr">https://www.e-xfl.com/product-detail/zilog/zgp323hss2808c00tr</a>



## Revision History

Each instance in Table 1 reflects a change to this document from its previous revision. To see more detail, click the appropriate link in the table.

**Table 1. Revision History of this Document**

Date	Revision Level	Section	Description	Page #
December 2004	02		Changed low power consumption, STOP and HALT mode current values, deleted mask option note, clarified temperature ranges in Tables 6 and 8 and 10. Added new Tables 9 and 10. Also added Characterization data to Table 11 and changed Program/Erase Endurance value in Table 12.	1,2,10 11,12, 13,14, 15
			Removed Preliminary designation	All
March 2005	03		Minor change to Table 9 Electrical Characteristics. Added 20, 28 and 40-pin CDIP parts in the Ordering Section.	11,90



# List of Figures

Figure 1. Functional Block Diagram .....	3
Figure 2. Counter/Timers Diagram .....	4
Figure 3. 20-Pin PDIP/SOIC/SSOP/CDIP* Pin Configuration .....	5
Figure 4. 28-Pin PDIP/SOIC/SSOP/CDIP* Pin Configuration .....	6
Figure 5. 40-Pin PDIP/CDIP* Pin Configuration .....	7
Figure 6. 48-Pin SSOP Pin Configuration .....	8
Figure 7. Test Load Diagram .....	10
Figure 8. AC Timing Diagram .....	16
Figure 9. Port 0 Configuration .....	19
Figure 10. Port 1 Configuration .....	20
Figure 11. Port 2 Configuration .....	21
Figure 12. Port 3 Configuration .....	22
Figure 13. Port 3 Counter/Timer Output Configuration .....	24
Figure 14. Program Memory Map (32K OTP) .....	26
Figure 15. Expanded Register File Architecture .....	28
Figure 16. Register Pointer .....	29
Figure 17. Register Pointer—Detail .....	31
Figure 18. Glitch Filter Circuitry .....	40
Figure 19. Transmit Mode Flowchart .....	41
Figure 20. 8-Bit Counter/Timer Circuits .....	42
Figure 21. T8_OUT in Single-Pass Mode .....	43
Figure 22. T8_OUT in Modulo-N Mode .....	43
Figure 23. Demodulation Mode Count Capture Flowchart .....	44
Figure 24. Demodulation Mode Flowchart .....	45
Figure 25. 16-Bit Counter/Timer Circuits .....	46
Figure 26. T16_OUT in Single-Pass Mode .....	47
Figure 27. T16_OUT in Modulo-N Mode .....	47
Figure 28. Ping-Pong Mode Diagram .....	49
Figure 29. Output Circuit .....	49
Figure 30. Interrupt Block Diagram .....	51
Figure 31. Oscillator Configuration .....	53
Figure 32. Port Configuration Register (PCON) (Write Only) .....	55
Figure 33. STOP Mode Recovery Register .....	57



- Port 1: 0–3 pull-up transistors
- Port 1: 4–7 pull-up transistors
- Port 2: 0–7 pull-up transistors
- EPROM Protection
- WDT enabled at POR

## General Description

The ZGP323H is an OTP-based member of the MCU family of infrared microcontrollers. With 237B of general-purpose RAM and up to 32KB of OTP, ZiLOG®'s CMOS microcontrollers offer fast-executing, efficient use of memory, sophisticated interrupts, input/output bit manipulation capabilities, automated pulse generation/reception, and internal key-scan pull-up transistors.

The ZGP323H architecture (Figure 1) is based on ZiLOG's 8-bit microcontroller core with an Expanded Register File allowing access to register-mapped peripherals, input/output (I/O) circuits, and powerful counter/timer circuitry. The Z8® offers a flexible I/O scheme, an efficient register and address space structure, and a number of ancillary features that are useful in many consumer, automotive, computer peripheral, and battery-operated hand-held applications.

There are three basic address spaces available to support a wide range of configurations: Program Memory, Register File and Expanded Register File. The register file is composed of 256 Bytes (B) of RAM. It includes 4 I/O port registers, 16 control and status registers, and 236 general-purpose registers. The Expanded Register File consists of two additional register groups (F and D).

To unburden the program from coping with such real-time problems as generating complex waveforms or receiving and demodulating complex waveform/pulses, the Z8 GP OTP offers a new intelligent counter/timer architecture with 8-bit and 16-bit counter/timers (see Figure 2). Also included are a large number of user-selectable modes and two on-board comparators to process analog signals with separate reference voltages.

► **Note:** All signals with an overline, “—”, are active Low. For example, B/W, in which WORD is active Low, and B/W, in which BYTE is active Low.

Power connections use the conventional descriptions listed in Table 3.




Table 13.AC Characteristics

No	Symbol	Parameter	V <sub>CC</sub>	T <sub>A</sub> =0°C to +70°C (S) -40°C to +105°C (E) -40°C to +125°C (A)			Watch-Dog Timer Mode Register (D1, D0)
				Minimum	Maximum	Units	
1	T <sub>pC</sub>	Input Clock Period	2.0–5.5	121	DC	ns	1
2	T <sub>rC,TfC</sub>	Clock Input Rise and Fall Times	2.0–5.5		25	ns	1
3	T <sub>wC</sub>	Input Clock Width	2.0–5.5	37		ns	1
4	T <sub>wTinL</sub>	Timer Input Low Width	2.0 5.5	100 70		ns	1
5	T <sub>wTinH</sub>	Timer Input High Width	2.0–5.5	3T <sub>pC</sub>			1
6	T <sub>pTin</sub>	Timer Input Period	2.0–5.5	8T <sub>pC</sub>			1
7	T <sub>rTin,TfTin</sub>	Timer Input Rise and Fall Timers	2.0–5.5		100	ns	1
8	T <sub>wIL</sub>	Interrupt Request Low Time	2.0 5.5	100 70		ns	1, 2
9	T <sub>wIH</sub>	Interrupt Request Input High Time	2.0–5.5	5T <sub>pC</sub>			1, 2
10	T <sub>wsM</sub>	Stop-Mode Recovery Width Spec	2.0–5.5	12		ns	3
				5T <sub>pC</sub>			4
11	T <sub>ost</sub>	Oscillator Start-Up Time	2.0–5.5		5T <sub>pC</sub>		4
12	T <sub>wdt</sub>	Watch-Dog Timer Delay Time	2.0–5.5 2.0–5.5 2.0–5.5 2.0–5.5	5 10 20 80		ms	0, 0 0, 1 1, 0 1, 1
13	T <sub>POR</sub>	Power-On Reset	2.0–5.5	2.5	10	ms	

## Notes:

1. Timing Reference uses 0.9 V<sub>CC</sub> for a logic 1 and 0.1 V<sub>CC</sub> for a logic 0.
2. Interrupt request through Port 3 (P33–P31).
3. SMR – D5 = 1.
4. SMR – D5 = 0.



**Figure 12. Port 3 Configuration**

Two on-board comparators process analog signals on P31 and P32, with reference to the voltage on Pref1 and P33. The analog function is enabled by programming the Port 3 Mode Register (bit 1). P31 and P32 are programmable as rising, falling, or both edge triggered interrupts (IRQ register bits 6 and 7). Pref1 and P33 are the comparator reference voltage inputs. Access to the Counter Timer edge-detection circuit is through P31 or P20 (see “T8 and T16 Common Functions—



CTR1(0D)01H" on page 35). Other edge detect and IRQ modes are described in Table 14.

- **Note:** Comparators are powered down by entering Stop Mode. For P31–P33 to be used in a Stop Mode Recovery (SMR) source, these inputs must be placed into digital mode.

**Table 14. Port 3 Pin Function Summary**

Pin	I/O	Counter/Timers	Comparator	Interrupt
Pref1/P30	IN		RF1	
P31	IN	IN	AN1	IRQ2
P32	IN		AN2	IRQ0
P33	IN		RF2	IRQ1
P34	OUT	T8	AO1	
P35	OUT	T16		
P36	OUT	T8/16		
P37	OUT		AO2	
P20	I/O	IN		

Port 3 also provides output for each of the counter/timers and the AND/OR Logic (see Figure 13). Control is performed by programming bits D5–D4 of CTR1, bit 0 of CTR0, and bit 0 of CTR2.





Figure 14. Program Memory Map (32K OTP)

## Expanded Register File

The register file has been expanded to allow for additional system control registers and for mapping of additional peripheral devices into the register address area. The Z8® register address space (R0 through R15) has been implemented as 16 banks, with 16 registers per bank. These register groups are known as the



The upper nibble of the register pointer (see Figure 16) selects which working register group, of 16 bytes in the register file, is accessed out of the possible 256. The lower nibble selects the expanded register file bank and, in the case of the Z8 GP family, banks 0, F, and D are implemented. A  $0H$  in the lower nibble allows the normal register file (bank 0) to be addressed. Any other value from  $1H$  to  $FH$  exchanges the lower 16 registers to an expanded register bank.



**Figure 16. Register Pointer**

**Example: Z8 GP: (See Figure 15 on page 28)**

R253 RP = 00h  
R0 = Port 0  
R1 = Port 1  
R2 = Port 2  
R3 = Port 3

But if:

R253 RP = 0Dh  
R0 = CTR0  
R1 = CTR1  
R2 = CTR2  
R3 = Reserved




Figure 34. SCLK Circuit

**Stop-Mode Recovery Source (D2, D3, and D4)**

These three bits of the SMR specify the wake-up source of the Stop recovery (Figure 35 and Table 22).

**Stop-Mode Recovery Register 2—SMR2(F)0DH**

Table 21 lists and briefly describes the fields for this register.

**Table 21. SMR2(F)0DH: Stop Mode Recovery Register 2\***

Field	Bit Position	Value	Description
Reserved	7-----	0	Reserved (Must be 0)
Recovery Level	-6-----	W 0 <sup>†</sup> 1	Low High
Reserved	--5-----	0	Reserved (Must be 0)
Source	---432--	W 000 <sup>†</sup> 001 010 011 100 101 110 111	A. POR Only B. NAND of P23–P20 C. NAND of P27–P20 D. NOR of P33–P31 E. NAND of P33–P31 F. NOR of P33–P31, P00, P07 G. NAND of P33–P31, P00, P07 H. NAND of P33–P31, P22–P20
Reserved	-----10	00	Reserved (Must be 0)

**Notes:**

\* Port pins configured as outputs are ignored as a SMR recovery source.

<sup>†</sup> Indicates the value upon Power-On Reset





Figure 35. Stop Mode Recovery Source

### CTR1(0D)01H

D7	D6	D5	D4	D3	D2	D1	D0
----	----	----	----	----	----	----	----



\* Default setting after Reset

\*\*Default setting after Reset.. Not reset with a Stop-Mode recovery.

**Figure 40. T8 and T16 Common Control Functions ((0D)01H: Read/Write)**

## CTR2(0D)02H

D7	D6	D5	D4	D3	D2	D1	D0
----	----	----	----	----	----	----	----






Figure 41. T16 Control Register ((0D) 2H: Read/Write Except Where Noted)

## SMR(0F)0BH



\* Default setting after reset

\* \* Set after Stop Mode Recovery

\* \* \* At the XOR gate input


\* \* \* \* Default setting after reset. Must be 1 if using a crystal or resonator clock source.

\* \* \* \* \* Default setting after Power On Reset. Not reset with a Stop Mode recovery.

**Figure 45. Stop Mode Recovery Register ((0F)0BH: D6–D0=Write Only, D7=Read Only)**

## SMR2(0F)0DH

D7	D6	D5	D4	D3	D2	D1	D0
----	----	----	----	----	----	----	----




Note: If used in conjunction with SMR, either of the two specified events causes a Stop-Mode Recovery.

\* Default setting after reset. Not reset with a Stop Mode recovery.

\*\* At the XOR gate input

**Figure 46. Stop Mode Recovery Register 2 ((0F)0DH:D2–D4, D6 Write Only)**



**Figure 61. 20-Pin SSOP Package Diagram**





Figure 63. 28-Pin CDIP Package Diagram



SYMBOL	OPT #	MILLIMETER		INCH	
		MIN	MAX	MIN	MAX
A1		0.38	1.02	.015	.040
A2		3.18	4.19	.125	.165
B		0.38	0.53	.015	.021
B1	01	1.40	1.65	.055	.065
	02	1.14	1.40	.045	.055
C		0.23	0.38	.009	.015
D	01	36.58	37.34	1.440	1.470
	02	35.31	35.94	1.390	1.415
E		15.24	15.75	.600	.620
E1	01	13.59	14.10	.535	.555
	02	12.83	13.08	.505	.515
e		2.54 TYP		.100 BSC	
	eA	15.49	16.76	.610	.660
L		3.05	3.81	.120	.150
Q1	01	1.40	1.91	.055	.075
	02	1.40	1.78	.055	.070
S	01	1.52	2.29	.060	.090
	02	1.02	1.52	.040	.060

CONTROLLING DIMENSIONS : INCH

OPTION TABLE	
OPTION #	PACKAGE
01	STANDARD
02	IDF

Note: ZILOG supplies both options for production. Component layout  
PCB design should cover bigger option 01.

Figure 64. 28-Pin PDIP Package Diagram



## Ordering Information

---

**32KB Standard Temperature: 0° to +70°C**

Part Number	Description	Part Number	Description
ZGP323HSH4832C	48-pin SSOP 32K OTP	ZGP323HSS2832C	28-pin SOIC 32K OTP
ZGP323HSP4032C	40-pin PDIP 32K OTP	ZGP323HSH2032C	20-pin SSOP 32K OTP
ZGP323HSK2832E	28-pin CDIP 32K OTP	ZGP323HSK2032E	20-pin CDIP 32K OTP
ZGP323HSK4032E	40-pin CDIP 32K OTP	ZGP323HSP2032C	20-pin PDIP 32K OTP
ZGP323HSH2832C	28-pin SSOP 32K OTP	ZGP323HSS2032C	20-pin SOIC 32K OTP
ZGP323HSP2832C	28-pin PDIP 32K OTP		

---

**32KB Extended Temperature: -40° to +105°C**

Part Number	Description	Part Number	Description
ZGP323HEH4832C	48-pin SSOP 32K OTP	ZGP323HES2832C	28-pin SOIC 32K OTP
ZGP323HEP4032C	40-pin PDIP 32K OTP	ZGP323HEH2032C	20-pin SSOP 32K OTP
ZGP323HEH2832C	28-pin SSOP 32K OTP	ZGP323HEP2032C	20-pin PDIP 32K OTP
ZGP323HEP2832C	28-pin PDIP 32K OTP	ZGP323HES2032C	20-pin SOIC 32K OTP

---

**32KB Automotive Temperature: -40° to +125°C**

Part Number	Description	Part Number	Description
ZGP323HAH4832C	48-pin SSOP 32K OTP	ZGP323HAS2832C	28-pin SOIC 32K OTP
ZGP323HAP4032C	40-pin PDIP 32K OTP	ZGP323HAH2032C	20-pin SSOP 32K OTP
ZGP323HAH2832C	28-pin SSOP 32K OTP	ZGP323HAP2032C	20-pin PDIP 32K OTP
ZGP323HAP2832C	28-pin PDIP 32K OTP	ZGP323HAS2032C	20-pin SOIC 32K OTP

Replace C with G for Lead-Free Packaging

---




---

**16KB Standard Temperature: 0° to +70°C**

---

<b>Part Number</b>	<b>Description</b>	<b>Part Number</b>	<b>Description</b>
ZGP323HSH4816C	48-pin SSOP 16K OTP	ZGP323HSS2816C	28-pin SOIC 16K OTP
ZGP323HSP4016C	40-pin PDIP 16K OTP	ZGP323HSH2016C	20-pin SSOP 16K OTP
ZGP323HSH2816C	28-pin SSOP 16K OTP	ZGP323HSP2016C	20-pin PDIP 16K OTP
ZGP323HSP2816C	28-pin PDIP 16K OTP	ZGP323HSS2016C	20-pin SOIC 16K OTP

---

**16KB Extended Temperature: -40° to +105°C**

---

<b>Part Number</b>	<b>Description</b>	<b>Part Number</b>	<b>Description</b>
ZGP323HEH4816C	48-pin SSOP 16K OTP	ZGP323HES2816C	28-pin SOIC 16K OTP
ZGP323HEP4016C	40-pin PDIP 16K OTP	ZGP323HEH2016C	20-pin SSOP 16K OTP
ZGP323HEH2816C	28-pin SSOP 16K OTP	ZGP323HEP2016C	20-pin PDIP 16K OTP
ZGP323HEP2816C	28-pin PDIP 16K OTP	ZGP323HES2016C	20-pin SOIC 16K OTP

---

**16KB Automotive Temperature: -40° to +125°C**

---

<b>Part Number</b>	<b>Description</b>	<b>Part Number</b>	<b>Description</b>
ZGP323HAAH4816C	48-pin SSOP 16K OTP	ZGP323HAS2816C	28-pin SOIC 16K OTP
ZGP323HAP4016C	40-pin PDIP 16K OTP	ZGP323HAAH2016C	20-pin SSOP 16K OTP
ZGP323HAAH2816C	28-pin SSOP 16K OTP	ZGP323HAP2016C	20-pin PDIP 16K OTP
ZGP323HAP2816C	28-pin PDIP 16K OTP	ZGP323HAS2016C	20-pin SOIC 16K OTP


---

Replace C with G for Lead-Free Packaging

---



### Example





- Numerics
- 16-bit counter/timer circuits 46
  - 20-pin DIP package diagram 82
  - 20-pin SSOP package diagram 84
  - 28-pin DIP package diagram 86
  - 28-pin SOIC package diagram 85
  - 28-pin SSOP package diagram 87
  - 40-pin DIP package diagram 87
  - 48-pin SSOP package diagram 89
  - 8-bit counter/timer circuits 42
- A
- absolute maximum ratings 10
- AC
- characteristics 16
  - timing diagram 16
- address spaces, basic 2
- architecture 2
  - expanded register file 28
- B
- basic address spaces 2
  - block diagram, ZLP32300 functional 3
- C
- capacitance 11
  - characteristics
    - AC 16
    - DC 11
- clock 53
- comparator inputs/outputs 25
- configuration
- port 0 19
  - port 1 20
  - port 2 21
  - port 3 22
  - port 3 counter/timer 24
- counter/timer
- 16-bit circuits 46
  - 8-bit circuits 42
  - brown-out voltage/standby 64
  - clock 53
  - demodulation mode count capture flowchart 44
- demodulation mode flowchart 45
- EPROM selectable options 64
- glitch filter circuitry 40
- halt instruction 54
- input circuit 40
- interrupt block diagram 51
- interrupt types, sources and vectors 52
- oscillator configuration 53
- output circuit 49
- ping-pong mode 48
- port configuration register 55
- resets and WDT 63
- SCLK circuit 58
- stop instruction 54
- stop mode recovery register 57
- stop mode recovery register 2 61
- stop mode recovery source 59
- T16 demodulation mode 47
- T16 transmit mode 46
- T16\_OUT in modulo-N mode 47
- T16\_OUT in single-pass mode 47
- T8 demodulation mode 43
- T8 transmit mode 40
- T8\_OUT in modulo-N mode 43
- T8\_OUT in single-pass mode 43
- transmit mode flowchart 41
- voltage detection and flags 65
- watch-dog timer mode register 62
- watch-dog timer time select 63
- CTR(D)01h T8 and T16 Common Functions 35
- D
- DC characteristics 11
- demodulation mode
- count capture flowchart 44
  - flowchart 45
  - T16 47
  - T8 43
- description
- functional 25
  - general 2