

Welcome to [E-XFL.COM](#)

#### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "[Embedded - Microcontrollers](#)"

##### Details

Product Status	Obsolete
Core Processor	Z8
Core Size	8-Bit
Speed	8MHz
Connectivity	-
Peripherals	HLVD, POR, WDT
Number of I/O	24
Program Memory Size	16KB (16K x 8)
Program Memory Type	OTP
EEPROM Size	-
RAM Size	237 x 8
Voltage - Supply (Vcc/Vdd)	2V ~ 5.5V
Data Converters	-
Oscillator Type	Internal
Operating Temperature	0°C ~ 70°C (TA)
Mounting Type	Surface Mount
Package / Case	28-SOIC (0.295", 7.50mm Width)
Supplier Device Package	-
Purchase URL	<a href="https://www.e-xfl.com/product-detail/zilog/zgp323hss2816c00tr">https://www.e-xfl.com/product-detail/zilog/zgp323hss2816c00tr</a>



# List of Figures

Figure 1. Functional Block Diagram .....	3
Figure 2. Counter/Timers Diagram .....	4
Figure 3. 20-Pin PDIP/SOIC/SSOP/CDIP* Pin Configuration .....	5
Figure 4. 28-Pin PDIP/SOIC/SSOP/CDIP* Pin Configuration .....	6
Figure 5. 40-Pin PDIP/CDIP* Pin Configuration .....	7
Figure 6. 48-Pin SSOP Pin Configuration .....	8
Figure 7. Test Load Diagram .....	10
Figure 8. AC Timing Diagram .....	16
Figure 9. Port 0 Configuration .....	19
Figure 10. Port 1 Configuration .....	20
Figure 11. Port 2 Configuration .....	21
Figure 12. Port 3 Configuration .....	22
Figure 13. Port 3 Counter/Timer Output Configuration .....	24
Figure 14. Program Memory Map (32K OTP) .....	26
Figure 15. Expanded Register File Architecture .....	28
Figure 16. Register Pointer .....	29
Figure 17. Register Pointer—Detail .....	31
Figure 18. Glitch Filter Circuitry .....	40
Figure 19. Transmit Mode Flowchart .....	41
Figure 20. 8-Bit Counter/Timer Circuits .....	42
Figure 21. T8_OUT in Single-Pass Mode .....	43
Figure 22. T8_OUT in Modulo-N Mode .....	43
Figure 23. Demodulation Mode Count Capture Flowchart .....	44
Figure 24. Demodulation Mode Flowchart .....	45
Figure 25. 16-Bit Counter/Timer Circuits .....	46
Figure 26. T16_OUT in Single-Pass Mode .....	47
Figure 27. T16_OUT in Modulo-N Mode .....	47
Figure 28. Ping-Pong Mode Diagram .....	49
Figure 29. Output Circuit .....	49
Figure 30. Interrupt Block Diagram .....	51
Figure 31. Oscillator Configuration .....	53
Figure 32. Port Configuration Register (PCON) (Write Only) .....	55
Figure 33. STOP Mode Recovery Register .....	57



Figure 34. SCLK Circuit .....	58
Figure 35. Stop Mode Recovery Source .....	59
Figure 36. Stop Mode Recovery Register 2 ((0F)DH:D2–D4, D6 Write Only) ..	61
Figure 37. Watch-Dog Timer Mode Register (Write Only) .....	62
Figure 38. Resets and WDT .....	63
Figure 39. TC8 Control Register ((0D)00H: Read/Write Except Where Noted) ..	66
Figure 40. T8 and T16 Common Control Functions ((0D)01H: Read/Write) ..	67
Figure 41. T16 Control Register ((0D) 2H: Read/Write Except Where Noted) ..	69
Figure 42. T8/T16 Control Register (0D)03H: Read/Write (Except Where Noted) .....	70
Figure 43. Voltage Detection Register .....	71
Figure 44. Port Configuration Register (PCON)(0F)00H: Write Only) .....	72
Figure 45. Stop Mode Recovery Register ((0F)0BH: D6–D0=Write Only, D7=Read Only) .....	73
Figure 46. Stop Mode Recovery Register 2 ((0F)0DH:D2–D4, D6 Write Only) ..	74
Figure 47. Watch-Dog Timer Register ((0F) 0FH: Write Only) .....	75
Figure 48. Port 2 Mode Register (F6H: Write Only) .....	75
Figure 49. Port 3 Mode Register (F7H: Write Only) .....	76
Figure 50. Port 0 and 1 Mode Register (F8H: Write Only) .....	77
Figure 51. Interrupt Priority Register (F9H: Write Only) .....	78
Figure 52. Interrupt Request Register (FAH: Read/Write) .....	79
Figure 53. Interrupt Mask Register (FBH: Read/Write) .....	79
Figure 54. Flag Register (FCH: Read/Write) .....	80
Figure 55. Register Pointer (FDH: Read/Write) .....	80
Figure 56. Stack Pointer High (FEH: Read/Write) .....	81
Figure 57. Stack Pointer Low (FFH: Read/Write) .....	81
Figure 58. 20-Pin CDIP Package .....	82
Figure 59. 20-Pin PDIP Package Diagram .....	82
Figure 60. 20-Pin SOIC Package Diagram .....	83
Figure 61. 20-Pin SSOP Package Diagram .....	84
Figure 62. 28-Pin SOIC Package Diagram .....	85
Figure 63. 28-Pin CDIP Package Diagram .....	86
Figure 64. 28-Pin PDIP Package Diagram .....	86
Figure 65. 28-Pin SSOP Package Diagram .....	87
Figure 66. 40-Pin PDIP Package Diagram .....	87
Figure 67. 40-Pin CDIP Package Diagram .....	88



## Development Features

Table 2 lists the features of ZiLOG®'s ZGP323H members.

**Table 2. Features**

Device	OTP (KB)	RAM (Bytes)	I/O Lines	Voltage Range
ZGP323H OTP MCU Family	4, 8, 16, 32	237	32, 24 or 16	2.0V–5.5V

- Low power consumption—18mW (typical)
- T = Temperature
  - S = Standard 0° to +70°C
  - E = Extended -40° to +105°C
  - A = Automotive -40° to +125°C
- Three standby modes:
  - STOP— (typical 1.8µA)
  - HALT— (typical 0.8mA)
  - Low voltage reset
- Special architecture to automate both generation and reception of complex pulses or signals:
  - One programmable 8-bit counter/timer with two capture registers and two load registers
  - One programmable 16-bit counter/timer with one 16-bit capture register pair and one 16-bit load register pair
  - Programmable input glitch filter for pulse reception
- Six priority interrupts
  - Three external
  - Two assigned to counter/timers
  - One low-voltage detection interrupt
- Low voltage detection and high voltage detection flags
- Programmable Watch-Dog Timer/Power-On Reset (WDT/POR) circuits
- Two independent comparators with programmable interrupt polarity
- Programmable EEPROM options
  - Port 0: 0–3 pull-up transistors
  - Port 0: 4–7 pull-up transistors




Figure 6. 48-Pin SSOP Pin Configuration

Table 6. 40- and 48-Pin Configuration

40-Pin PDIP #	48-Pin SSOP #	Symbol
26	31	P00
27	32	P01
30	35	P02
34	41	P03
5	5	P04
6	7	P05
7	8	P06
10	11	P07
28	33	P10
29	34	P11
32	39	P12



## Capacitance

Table 8 lists the capacitances.

**Table 8. Capacitance**

Parameter	Maximum
Input capacitance	12pF
Output capacitance	12pF
I/O capacitance	12pF

Note:  $T_A = 25^\circ C$ ,  $V_{CC} = GND = 0 V$ ,  $f = 1.0 \text{ MHz}$ , unmeasured pins returned to GND

## DC Characteristics

**Table 9. GP323HS DC Characteristics**

Symbol	Parameter	$V_{CC}$	$T_A=0^\circ C \text{ to } +70^\circ C$			Conditions	Notes
			Min	Typ(7)	Max		
$V_{CC}$	Supply Voltage		2.0		5.5	V	See Note 5
$V_{CH}$	Clock Input High Voltage	2.0-5.5	0.8 $V_{CC}$		$V_{CC}+0.3$ V	Driven by External Clock Generator	
$V_{CL}$	Clock Input Low Voltage	2.0-5.5	$V_{SS}-0.3$		0.4 V	Driven by External Clock Generator	
$V_{IH}$	Input High Voltage	2.0-5.5	0.7 $V_{CC}$		$V_{CC}+0.3$ V		
$V_{IL}$	Input Low Voltage	2.0-5.5	$V_{SS}-0.3$		0.2 $V_{CC}$ V		
$V_{OH1}$	Output High Voltage	2.0-5.5	$V_{CC}-0.4$		V	$I_{OH} = -0.5\text{mA}$	
$V_{OH2}$	Output High Voltage (P36, P37, P00, P01)	2.0-5.5	$V_{CC}-0.8$		V	$I_{OH} = -7\text{mA}$	
$V_{OL1}$	Output Low Voltage	2.0-5.5			0.4 V	$I_{OL} = 4.0\text{mA}$	
$V_{OL2}$	Output Low Voltage (P00, P01, P36, P37)	2.0-5.5			0.8 V	$I_{OL} = 10\text{mA}$	
$V_{OFFSET}$	Comparator Input Offset Voltage	2.0-5.5			25 mV		
$V_{REF}$	Comparator Reference Voltage	2.0-5.5	0		$V_{CC}$ 1.75	V	
$I_{IL}$	Input Leakage	2.0-5.5	-1		1 $\mu A$	$V_{IN} = 0V, V_{CC}$ Pull-ups disabled	
$R_{PU}$	Pull-up Resistance	2.0V	225		675 K $\Omega$	$V_{IN} = 0V$ ; Pullups selected by mask option	
		3.6V	75		275 K $\Omega$		
		5.0V	40		160 K $\Omega$		



**Table 11. GP323HA DC Characteristics**

$T_A = -40^\circ\text{C} \text{ to } +125^\circ\text{C}$								
Symbol	Parameter	$V_{CC}$	Min	Typ(7)	Max	Units	Conditions	Notes
$V_{CC}$	Supply Voltage		2.0		5.5	V	See Note 5	5
$V_{CH}$	Clock Input High Voltage	2.0-5.5	0.8 $V_{CC}$		$V_{CC}+0.3$ V		Driven by External Clock Generator	
$V_{CL}$	Clock Input Low Voltage	2.0-5.5	$V_{SS}-0.3$		0.4	V	Driven by External Clock Generator	
$V_{IH}$	Input High Voltage	2.0-5.5	0.7 $V_{CC}$		$V_{CC}+0.3$ V			
$V_{IL}$	Input Low Voltage	2.0-5.5	$V_{SS}-0.3$		0.2 $V_{CC}$	V		
$V_{OH1}$	Output High Voltage	2.0-5.5	$V_{CC}-0.4$			V	$I_{OH} = -0.5\text{mA}$	
$V_{OH2}$	Output High Voltage (P36, P37, P00, P01)	2.0-5.5	$V_{CC}-0.8$			V	$I_{OH} = -7\text{mA}$	
$V_{OL1}$	Output Low Voltage	2.0-5.5			0.4	V	$I_{OL} = 4.0\text{mA}$	
$V_{OL2}$	Output Low Voltage (P00, P01, P36, P37)	2.0-5.5			0.8	V	$I_{OL} = 10\text{mA}$	
$V_{OFFSET}$	Comparator Input Offset Voltage	2.0-5.5			25	mV		
$V_{REF}$	Comparator Reference Voltage	2.0-5.5	0		$V_{DD}$ -1.75	V		
$I_{IL}$	Input Leakage	2.0-5.5	-1		1	$\mu\text{A}$	$V_{IN} = 0\text{V}, V_{CC}$ Pull-ups disabled	
$R_{PU}$	Pull-up Resistance	2.0V 3.6V 5.0V	200 50 25	700 300 175	K $\Omega$		$V_{IN} = 0\text{V};$ Pullups selected by mask option	
$I_{OL}$	Output Leakage	2.0-5.5	-1		1	$\mu\text{A}$	$V_{IN} = 0\text{V}, V_{CC}$	
$I_{CC}$	Supply Current	2.0V 3.6V 5.5V		1 5 10	mA		at 8.0 MHz	1, 2
$I_{CC1}$	Standby Current (HALT Mode)	2.0V 3.6V 5.5V		0.5 0.8 1.3	mA		$V_{IN} = 0\text{V},$ Clock at 8.0MHz	1, 2, 6
$I_{CC2}$	Standby Current (Stop Mode)	2.0V 3.6V 5.5V 2.0V 3.6V 5.5V		1.6 1.8 1.9 5 8 15	$\mu\text{A}$		$V_{IN} = 0\text{V},$ $V_{CC}$ WDT not Running $V_{IN} = 0\text{V},$ $V_{CC}$ WDT not Running $V_{IN} = 0\text{V},$ $V_{CC}$ WDT not Running $V_{IN} = 0\text{V},$ $V_{CC}$ WDT is Running $V_{IN} = 0\text{V},$ $V_{CC}$ WDT is Running $V_{IN} = 0\text{V},$ $V_{CC}$ WDT is Running	3 3 3 3 3 3
$I_{LV}$	Standby Current (Low Voltage)			1.2	6	$\mu\text{A}$	Measured at 1.3V	4
$V_{BO}$	$V_{CC}$ Low Voltage Protection			1.9	2.15	V	8MHz maximum Ext. CLK Freq.	
$V_{LVD}$	$V_{CC}$ Low Voltage Detection			2.4		V		

## AC Characteristics

Figure 8 and Table 13 describe the Alternating Current (AC) characteristics.





Figure 8. AC Timing Diagram



The upper nibble of the register pointer (see Figure 16) selects which working register group, of 16 bytes in the register file, is accessed out of the possible 256. The lower nibble selects the expanded register file bank and, in the case of the Z8 GP family, banks 0, F, and D are implemented. A  $0H$  in the lower nibble allows the normal register file (bank 0) to be addressed. Any other value from  $1H$  to  $FH$  exchanges the lower 16 registers to an expanded register bank.



**Figure 16. Register Pointer**

**Example: Z8 GP: (See Figure 15 on page 28)**

R253 RP = 00h  
R0 = Port 0  
R1 = Port 1  
R2 = Port 2  
R3 = Port 3

But if:

R253 RP = 0Dh  
R0 = CTR0  
R1 = CTR1  
R2 = CTR2  
R3 = Reserved



## Timers

### T8\_Capture\_HI—HI8(D)0BH

This register holds the captured data from the output of the 8-bit Counter/Timer0. Typically, this register holds the number of counts when the input signal is 1.

Field	Bit Position	Description
T8_Capture_HI	[7:0]	R/W Captured Data - No Effect

### T8\_Capture\_LO—L08(D)0AH

This register holds the captured data from the output of the 8-bit Counter/Timer0. Typically, this register holds the number of counts when the input signal is 0.

Field	Bit Position	Description
T8_Capture_LO	[7:0]	R/W Captured Data - No Effect

### T16\_Capture\_HI—HI16(D)09H

This register holds the captured data from the output of the 16-bit Counter/Timer16. This register holds the MS-Byte of the data.

Field	Bit Position	Description
T16_Capture_HI	[7:0]	R/W Captured Data - No Effect

### T16\_Capture\_LO—L016(D)08H

This register holds the captured data from the output of the 16-bit Counter/Timer16. This register holds the LS-Byte of the data.

Field	Bit Position	Description
T16_Capture_LO	[7:0]	R/W Captured Data - No Effect

### Counter/Timer2 MS-Byte Hold Register—TC16H(D)07H

Field	Bit Position	Description
T16_Data_HI	[7:0]	R/W Data

**Counter/Timer2 LS-Byte Hold Register—TC16L(D)06H**

<b>Field</b>	<b>Bit Position</b>	<b>Description</b>	
T16_Data_LO	[7:0]	R/W	Data

**Counter/Timer8 High Hold Register—TC8H(D)05H**

<b>Field</b>	<b>Bit Position</b>	<b>Description</b>	
T8_Level_HI	[7:0]	R/W	Data

**Counter/Timer8 Low Hold Register—TC8L(D)04H**

<b>Field</b>	<b>Bit Position</b>	<b>Description</b>	
T8_Level_LO	[7:0]	R/W	Data

**CTR0 Counter/Timer8 Control Register—CTR0(D)00H**

Table 15 lists and briefly describes the fields for this register.

**Table 15. CTR0(D)00H Counter/Timer8 Control Register**

<b>Field</b>	<b>Bit Position</b>	<b>Value</b>	<b>Description</b>	
T8_Enable	7-----	R/W	0*	Counter Disabled
			1	Counter Enabled
			0	Stop Counter
			1	Enable Counter
Single/Modulo-N	-6-----	R/W	0*	Modulo-N
			1	Single Pass
Time_Out	--5-----	R/W	0**	No Counter Time-Out
			1	Counter Time-Out Occurred
			0	No Effect
			1	Reset Flag to 0
T8_Clock	---43---	R/W	0 0**	SCLK
			0 1	SCLK/2
			1 0	SCLK/4
			1 1	SCLK/8
Capture_INT_Mask	-----2--	R/W	0**	Disable Data Capture Interrupt
			1	Enable Data Capture Interrupt



### If D6 of CTR2 Is 1

T16 ignores the subsequent edges in the input signal and continues counting down. A timeout of T8 causes T16 to capture its current value and generate an interrupt if enabled (CTR2, D2). In this case, T16 does not reload and continues counting. If the D6 bit of CTR2 is toggled (by writing a 0 then a 1 to it), T16 captures and reloads on the next edge (rising, falling, or both depending on CTR1, D5; D4), continuing to ignore subsequent edges.

This T16 mode generally measures mark time, the length of an active carrier signal burst.

If T16 reaches 0, T16 continues counting from FFFFh. Meanwhile, a status bit (CTR2 D5) is set, and an interrupt timeout can be generated if enabled (CTR2 D1).

### Ping-Pong Mode

This operation mode is only valid in TRANSMIT Mode. T8 and T16 must be programmed in Single-Pass mode (CTR0, D6; CTR2, D6), and Ping-Pong mode must be programmed in CTR1, D3; D2. The user can begin the operation by enabling either T8 or T16 (CTR0, D7 or CTR2, D7). For example, if T8 is enabled, T8\_OUT is set to this initial value (CTR1, D1). According to T8\_OUT's level, TC8H or TC8L is loaded into T8. After the terminal count is reached, T8 is disabled, and T16 is enabled. T16\_OUT then switches to its initial value (CTR1, D0), data from TC16H and TC16L is loaded, and T16 starts to count. After T16 reaches the terminal count, it stops, T8 is enabled again, repeating the entire cycle. Interrupts can be allowed when T8 or T16 reaches terminal control (CTR0, D1; CTR2, D1). To stop the ping-pong operation, write 00 to bits D3 and D2 of CTR1. See Figure 28.

- **Note:** Enabling ping-pong operation while the counter/timers are running might cause intermittent counter/timer function. Disable the counter/timers and reset the status flags before instituting this operation.




Figure 28. Ping-Pong Mode Diagram

### Initiating PING-PONG Mode

First, make sure both counter/timers are not running. Set T8 into Single-Pass mode (CTR0, D6), set T16 into SINGLE-PASS mode (CTR2, D6), and set the Ping-Pong mode (CTR1, D2; D3). These instructions can be in random order. Finally, start PING-PONG mode by enabling either T8 (CTR0, D7) or T16 (CTR2, D7). See Figure 29.




Figure 29. Output Circuit

The initial value of T8 or T16 must not be 1. Stopping the timer and restarting the timer reloads the initial value to avoid an unknown previous value.




Figure 30. Interrupt Block Diagram

**Table 19. Interrupt Types, Sources, and Vectors**

Name	Source	Vector Location	Comments
IRQ0	P32	0,1	External (P32), Rising, Falling Edge Triggered
IRQ1	P33	2,3	External (P33), Falling Edge Triggered
IRQ2	P31, T <sub>IN</sub>	4,5	External (P31), Rising, Falling Edge Triggered
IRQ3	T16	6,7	Internal
IRQ4	T8	8,9	Internal
IRQ5	LVD	10,11	Internal

When more than one interrupt is pending, priorities are resolved by a programmable priority encoder controlled by the Interrupt Priority Register. An interrupt machine cycle activates when an interrupt request is granted. As a result, all subsequent interrupts are disabled, and the Program Counter and Status Flags are saved. The cycle then branches to the program memory vector location reserved for that interrupt. All ZGP323H interrupts are vectored through locations in the program memory. This memory location and the next byte contain the 16-bit address of the interrupt service routine for that particular interrupt request. To accommodate polled interrupt systems, interrupt inputs are masked, and the Interrupt Request register is polled to determine which of the interrupt requests require service.

An interrupt resulting from AN1 is mapped into IRQ2, and an interrupt from AN2 is mapped into IRQ0. Interrupts IRQ2 and IRQ0 can be rising, falling, or both edge triggered. These interrupts are programmable by the user. The software can poll to identify the state of the pin.

Programming bits for the Interrupt Edge Select are located in the IRQ Register (R250), bits D7 and D6. The configuration is indicated in Table 20.

**Table 20. IRQ Register**

IRQ		Interrupt Edge	
D7	D6	IRQ2 (P31)	IRQ0 (P32)
0	0	F	F
0	1	F	R
1	0	R	F
1	1	R/F	R/F

**Note:** F = Falling Edge; R = Rising Edge

**Table 22. Stop Mode Recovery Source**

SMR:432			Operation
D4	D3	D2	Description of Action
0	0	0	POR and/or external reset recovery
0	0	1	Reserved
0	1	0	P31 transition
0	1	1	P32 transition
1	0	0	P33 transition
1	0	1	P27 transition
1	1	0	Logical NOR of P20 through P23
1	1	1	Logical NOR of P20 through P27

- **Note:** Any Port 2 bit defined as an output drives the corresponding input to the default state. This condition allows the remaining inputs to control the AND/OR function. Refer to SMR2 register on page 61 for other recover sources.

#### Stop Mode Recovery Delay Select (D5)

This bit, if Low, disables the  $T_{POR}$  delay after Stop Mode Recovery. The default configuration of this bit is 1. If the “fast” wake up is selected, the Stop Mode Recovery source must be kept active for at least 5 TpC.

- **Note:** This bit must be set to 1 if using a crystal or resonator clock source. The  $T_{POR}$  delay allows the clock source to stabilize before executing instructions.

#### Stop Mode Recovery Edge Select (D6)

A 1 in this bit position indicates that a High level on any one of the recovery sources wakes the device from Stop Mode. A 0 indicates Low level recovery. The default is 0 on POR.

#### Cold or Warm Start (D7)

This bit is read only. It is set to 1 when the device is recovered from Stop Mode. The bit is set to 0 when the device reset is other than Stop Mode Recovery (SMR).

## R249 IPR(F9H)





Figure 51. Interrupt Priority Register (F9H: Write Only)

R250 IRQ(FAH)


D7	D6	D5	D4	D3	D2	D1	D0
----	----	----	----	----	----	----	----



Figure 52. Interrupt Request Register (FAH: Read/Write)

R251 IMR(FBH)

D7	D6	D5	D4	D3	D2	D1	D0
----	----	----	----	----	----	----	----



\* Default setting after reset

\*\* Only by using EI, DI instruction; DI is required before changing the IMR register

Figure 53. Interrupt Mask Register (FBH: Read/Write)



---

**8KB Standard Temperature: 0° to +70°C**

Part Number	Description	Part Number	Description
ZGP323HSH4808C	48-pin SSOP 8K OTP	ZGP323HSS2808C	28-pin SOIC 8K OTP
ZGP323HSP4008C	40-pin PDIP 8K OTP	ZGP323HSH2008C	20-pin SSOP 8K OTP
ZGP323HSH2808C	28-pin SSOP 8K OTP	ZGP323HSP2008C	20-pin PDIP 8K OTP
ZGP323HSP2808C	28-pin PDIP 8K OTP	ZGP323HSS2008C	20-pin SOIC 8K OTP

---

**8KB Extended Temperature: -40° to +105°C**

Part Number	Description	Part Number	Description
ZGP323HEH4808C	48-pin SSOP 8K OTP	ZGP323HES2808C	28-pin SOIC 8K OTP
ZGP323HEP4008C	40-pin PDIP 8K OTP	ZGP323HEH2008C	20-pin SSOP 8K OTP
ZGP323HEH2808C	28-pin SSOP 8K OTP	ZGP323HEP2008C	20-pin PDIP 8K OTP
ZGP323HEP2808C	28-pin PDIP 8K OTP	ZGP323HES2008C	20-pin SOIC 8K OTP

---

**8KB Automotive Temperature: -40° to +125°C**

Part Number	Description	Part Number	Description
ZGP323HAAH4808C	48-pin SSOP 8K OTP	ZGP323HAS2808C	28-pin SOIC 8K OTP
ZGP323HAP4008C	40-pin PDIP 8K OTP	ZGP323HAAH2008C	20-pin SSOP 8K OTP
ZGP323HAAH2808C	28-pin SSOP 8K OTP	ZGP323HAP2008C	20-pin PDIP 8K OTP
ZGP323HAP2808C	28-pin PDIP 8K OTP	ZGP323HAS2008C	20-pin SOIC 8K OTP

---

Replace C with G for Lead-Free Packaging

---

---



For fast results, contact your local ZiLOG sales office for assistance in ordering the part desired.

### **Codes**

ZG = ZiLOG General Purpose Family

P = OTP

323 = Family Designation

H = High Voltage

T = Temperature

S = Standard 0° to +70°C

E = Extended -40° to +105°C

A = Automotive -40° to +125°C

P = Package Type:

K = CDIP

P = PDIP

H = SSOP

S = SOIC

## = Number of Pins

CC = Memory Size

M = Molding Compound

C = Standard Plastic Packaging Molding Compound

G = Green Plastic Molding Compound

E = Standard Cer Dip flow



- Numerics
- 16-bit counter/timer circuits 46
  - 20-pin DIP package diagram 82
  - 20-pin SSOP package diagram 84
  - 28-pin DIP package diagram 86
  - 28-pin SOIC package diagram 85
  - 28-pin SSOP package diagram 87
  - 40-pin DIP package diagram 87
  - 48-pin SSOP package diagram 89
  - 8-bit counter/timer circuits 42
- A
- absolute maximum ratings 10
- AC
- characteristics 16
  - timing diagram 16
- address spaces, basic 2
- architecture 2
  - expanded register file 28
- B
- basic address spaces 2
  - block diagram, ZLP32300 functional 3
- C
- capacitance 11
  - characteristics
    - AC 16
    - DC 11
- clock 53
- comparator inputs/outputs 25
- configuration
- port 0 19
  - port 1 20
  - port 2 21
  - port 3 22
  - port 3 counter/timer 24
- counter/timer
- 16-bit circuits 46
  - 8-bit circuits 42
  - brown-out voltage/standby 64
  - clock 53
  - demodulation mode count capture flowchart 44
- demodulation mode flowchart 45
- EPROM selectable options 64
- glitch filter circuitry 40
- halt instruction 54
- input circuit 40
- interrupt block diagram 51
- interrupt types, sources and vectors 52
- oscillator configuration 53
- output circuit 49
- ping-pong mode 48
- port configuration register 55
- resets and WDT 63
- SCLK circuit 58
- stop instruction 54
- stop mode recovery register 57
- stop mode recovery register 2 61
- stop mode recovery source 59
- T16 demodulation mode 47
- T16 transmit mode 46
- T16\_OUT in modulo-N mode 47
- T16\_OUT in single-pass mode 47
- T8 demodulation mode 43
- T8 transmit mode 40
- T8\_OUT in modulo-N mode 43
- T8\_OUT in single-pass mode 43
- transmit mode flowchart 41
- voltage detection and flags 65
- watch-dog timer mode register 62
- watch-dog timer time select 63
- CTR(D)01h T8 and T16 Common Functions 35
- D
- DC characteristics 11
- demodulation mode
- count capture flowchart 44
  - flowchart 45
  - T16 47
  - T8 43
- description
- functional 25
  - general 2