

Welcome to [E-XFL.COM](#)

#### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "[Embedded - Microcontrollers](#)"

##### Details

Product Status	Obsolete
Core Processor	Z8
Core Size	8-Bit
Speed	8MHz
Connectivity	-
Peripherals	HLVD, POR, WDT
Number of I/O	24
Program Memory Size	32KB (32K x 8)
Program Memory Type	OTP
EEPROM Size	-
RAM Size	237 x 8
Voltage - Supply (Vcc/Vdd)	2V ~ 5.5V
Data Converters	-
Oscillator Type	Internal
Operating Temperature	0°C ~ 70°C (TA)
Mounting Type	Surface Mount
Package / Case	28-SOIC (0.295", 7.50mm Width)
Supplier Device Package	-
Purchase URL	<a href="https://www.e-xfl.com/product-detail/zilog/zgp323hss2832c00tr">https://www.e-xfl.com/product-detail/zilog/zgp323hss2832c00tr</a>



## Revision History

Each instance in Table 1 reflects a change to this document from its previous revision. To see more detail, click the appropriate link in the table.

**Table 1. Revision History of this Document**

Date	Revision Level	Section	Description	Page #
December 2004	02		Changed low power consumption, STOP and HALT mode current values, deleted mask option note, clarified temperature ranges in Tables 6 and 8 and 10. Added new Tables 9 and 10. Also added Characterization data to Table 11 and changed Program/Erase Endurance value in Table 12.	1,2,10 11,12, 13,14, 15
			Removed Preliminary designation	All
March 2005	03		Minor change to Table 9 Electrical Characteristics. Added 20, 28 and 40-pin CDIP parts in the Ordering Section.	11,90



# List of Figures

Figure 1. Functional Block Diagram .....	3
Figure 2. Counter/Timers Diagram .....	4
Figure 3. 20-Pin PDIP/SOIC/SSOP/CDIP* Pin Configuration .....	5
Figure 4. 28-Pin PDIP/SOIC/SSOP/CDIP* Pin Configuration .....	6
Figure 5. 40-Pin PDIP/CDIP* Pin Configuration .....	7
Figure 6. 48-Pin SSOP Pin Configuration .....	8
Figure 7. Test Load Diagram .....	10
Figure 8. AC Timing Diagram .....	16
Figure 9. Port 0 Configuration .....	19
Figure 10. Port 1 Configuration .....	20
Figure 11. Port 2 Configuration .....	21
Figure 12. Port 3 Configuration .....	22
Figure 13. Port 3 Counter/Timer Output Configuration .....	24
Figure 14. Program Memory Map (32K OTP) .....	26
Figure 15. Expanded Register File Architecture .....	28
Figure 16. Register Pointer .....	29
Figure 17. Register Pointer—Detail .....	31
Figure 18. Glitch Filter Circuitry .....	40
Figure 19. Transmit Mode Flowchart .....	41
Figure 20. 8-Bit Counter/Timer Circuits .....	42
Figure 21. T8_OUT in Single-Pass Mode .....	43
Figure 22. T8_OUT in Modulo-N Mode .....	43
Figure 23. Demodulation Mode Count Capture Flowchart .....	44
Figure 24. Demodulation Mode Flowchart .....	45
Figure 25. 16-Bit Counter/Timer Circuits .....	46
Figure 26. T16_OUT in Single-Pass Mode .....	47
Figure 27. T16_OUT in Modulo-N Mode .....	47
Figure 28. Ping-Pong Mode Diagram .....	49
Figure 29. Output Circuit .....	49
Figure 30. Interrupt Block Diagram .....	51
Figure 31. Oscillator Configuration .....	53
Figure 32. Port Configuration Register (PCON) (Write Only) .....	55
Figure 33. STOP Mode Recovery Register .....	57



Figure 68. 48-Pin SSOP Package Design ..... 89




Figure 4. 28-Pin PDIP/SOIC/SSOP/CDIP\* Pin Configuration

Table 5. 28-Pin PDIP/SOIC/SSOP/CDIP\* Pin Identification

Pin	Symbol	Direction	Description
1-3	P25-P27	Input/Output	Port 2, Bits 5,6,7
4-7	P04-P07	Input/Output	Port 0, Bits 4,5,6,7
8	V <sub>DD</sub>		Power supply
9	XTAL2	Output	Crystal, oscillator clock
10	XTAL1	Input	Crystal, oscillator clock
11-13	P31-P33	Input	Port 3, Bits 1,2,3
14	P34	Output	Port 3, Bit 4
15	P35	Output	Port 3, Bit 5
16	P37	Output	Port 3, Bit 7
17	P36	Output	Port 3, Bit 6
18	Pref1/P30 Port 3 Bit 0	Input	Analog ref input; connect to V <sub>CC</sub> if not used Input for Pref1/P30
19-21	P00-P02	Input/Output	Port 0, Bits 0,1,2
22	V <sub>SS</sub>		Ground
23	P03	Input/Output	Port 0, Bit 3
24-28	P20-P24	Input/Output	Port 2, Bits 0-4



Table 6. 40- and 48-Pin Configuration (Continued)

40-Pin PDIP #	48-Pin SSOP #	Symbol
33	40	P13
8	9	P14
9	10	P15
12	15	P16
13	16	P17
35	42	P20
36	43	P21
37	44	P22
38	45	P23
39	46	P24
2	2	P25
3	3	P26
4	4	P27
16	19	P31
17	20	P32
18	21	P33
19	22	P34
22	26	P35
24	28	P36
23	27	P37
20	23	NC
40	47	NC
1	1	NC
21	25	RESET
15	18	XTAL1
14	17	XTAL2
11	12, 13	V <sub>DD</sub>
31	24, 37, 38	V <sub>SS</sub>
25	29	Pref1/P30
	48	NC
	6	NC
	14	NC
	30	NC
	36	NC

**Table 11. GP323HA DC Characteristics (Continued)**

Symbol	Parameter	V <sub>CC</sub>	T <sub>A</sub> = -40°C to +125°C				Notes
			Min	Typ(7)	Max	Units	
V <sub>HVD</sub>	V <sub>CC</sub> High Voltage Detection			2.7		V	

**Notes:**

1. All outputs unloaded, inputs at rail.
2. CL1 = CL2 = 100 pF.
3. Oscillator stopped.
4. Oscillator stops when V<sub>CC</sub> falls below V<sub>BO</sub> limit.
5. It is strongly recommended to add a filter capacitor (minimum 0.1 μF), physically close to V<sub>CC</sub> and V<sub>SS</sub> pins if operating voltage fluctuations are anticipated, such as those resulting from driving an Infrared LED.
6. Comparator and Timers are on. Interrupt disabled.
7. Typical values shown are at 25 degrees C.

**Table 12. EPROM/OTP Characteristics**

Symbol	Parameter	Min.	Typ.	Max.	Unit	Notes
	Erase Time		15		Minutes	1,3
	Data Retention @ use years		10		Years	2
	Program/Erase Endurance	100			Cycles	1

**Notes:**

1. For windowed cerdip package only.
  2. Standard: 0°C to 70°C; Extended: -40°C to +105°C; Automotive: -40°C to +125°C.
- Determined using the Arrhenius model, which is an industry standard for estimating data retention of floating gate technologies:

$$AF = \exp[(Ea/k)(1/Tuse - 1/Tstress)]$$

Where:

Ea is the intrinsic activation energy (eV; typ. 0.8)

k is Boltzman's constant ( $8.67 \times 10^{-5}$  eV/°K)

°K = -273.16°C

Tuse = Use Temperature in °K

Tstress = Stress Temperature in °K

3. At a stable UV Lamp output of 20mW/CM<sup>2</sup>





Figure 10. Port 1 Configuration

## Port 2 (P27–P20)

Port 2 is an 8-bit, bidirectional, CMOS-compatible I/O port (see Figure 11). These eight I/O lines can be independently configured under software control as inputs or outputs. Port 2 is always available for I/O operation. A mask option is available to connect eight pull-up transistors on this port. Bits programmed as outputs are globally programmed as either push-pull or open-drain. The POR resets with the eight bits of Port 2 configured as inputs.

Port 2 also has an 8-bit input OR and AND gate, which can be used to wake up the part. P20 can be programmed to access the edge-detection circuitry in demodulation mode.



**Figure 12. Port 3 Configuration**

Two on-board comparators process analog signals on P31 and P32, with reference to the voltage on Pref1 and P33. The analog function is enabled by programming the Port 3 Mode Register (bit 1). P31 and P32 are programmable as rising, falling, or both edge triggered interrupts (IRQ register bits 6 and 7). Pref1 and P33 are the comparator reference voltage inputs. Access to the Counter Timer edge-detection circuit is through P31 or P20 (see “T8 and T16 Common Functions—




Figure 14. Program Memory Map (32K OTP)


## Expanded Register File

The register file has been expanded to allow for additional system control registers and for mapping of additional peripheral devices into the register address area. The Z8® register address space (R0 through R15) has been implemented as 16 banks, with 16 registers per bank. These register groups are known as the

### Z8® Standard Control Registers

Expanded Reg. Bank 0/Group 15\*\*

		D7	D6	D5	D4	D3	D2	D1	D0
FF	SPL	U	U	U	U	U	U	U	U
FE	SPH	U	U	U	U	U	U	U	U
FD	RP	0	0	0	0	0	0	0	0
FC	FLAGS	U	U	U	U	U	U	U	U
FB	IMR	U	U	U	U	U	U	U	U
FA	IRQ	0	0	0	0	0	0	0	0
F9	IPR	U	U	U	U	U	U	U	U
F8	P01M	1	1	0	0	1	1	1	1
* F7	P3M	0	0	0	0	0	0	0	0
* F6	P2M	1	1	1	1	1	1	1	1
F5	Reserved	U	U	U	U	U	U	U	U
F4	Reserved	U	U	U	U	U	U	U	U
F3	Reserved	U	U	U	U	U	U	U	U
F2	Reserved	U	U	U	U	U	U	U	U
F1	Reserved	U	U	U	U	U	U	U	U
F0	Reserved	U	U	U	U	U	U	U	U



U = Unknown

\* Is not reset with a Stop-Mode Recovery

\*\* All addresses are in hexadecimal

↑ Is not reset with a Stop-Mode Recovery, except Bit 0

↑↑ Bit 5 is not reset with a Stop-Mode Recovery

↑↑↑ Bits 5,4,3,2 not reset with a Stop-Mode Recovery

↑↑↑↑ Bits 5 and 4 not reset with a Stop-Mode Recovery

↑↑↑↑↑ Bits 5,4,3,2,1 not reset with a Stop-Mode Recovery

Figure 15. Expanded Register File Architecture

**Table 17. CTR2(D)02H: Counter/Timer16 Control Register**

<b>Field</b>	<b>Bit Position</b>		<b>Value</b>	<b>Description</b>
T16_Enable	7-----	R	0*	Counter Disabled
			1	Counter Enabled
		W	0	Stop Counter
			1	Enable Counter
Single/Modulo-N	-6-----	R/W	0*	Transmit Mode
				Modulo-N
			1	Single Pass
			0	Demodulation Mode
			1	T16 Recognizes Edge
Time_Out	--5-----	R	0*	No Counter Timeout
			1	Counter Timeout Occurred
		W	0	No Effect
			1	Reset Flag to 0
T16_Clock	---43---	R/W	00**	SCLK
			01	SCLK/2
			10	SCLK/4
			11	SCLK/8
Capture_INT_Mask	-----2--	R/W	0**	Disable Data Capture Int.
			1	Enable Data Capture Int.
Counter_INT_Mask	-----1-	R/W	0*	Disable Timeout Int.
			1	Enable Timeout Int.
P35_Out	-----0	R/W	0*	P35 as Port Output
			1	T16 Output on P35

**Note:**

\*Indicates the value upon Power-On Reset.

\*\*Indicates the value upon Power-On Reset. Not reset with a Stop Mode recovery.

**T16\_Enable**

This field enables T16 when set to 1.

**Single/Modulo-N**

In TRANSMIT Mode, when set to 0, the counter reloads the initial value when it reaches the terminal count. When set to 1, the counter stops when the terminal count is reached.

into LO8; if it is a negative edge, data is put into HI8. From that point, one of the edge detect status bits (CTR1, D1; D0) is set, and an interrupt can be generated if enabled (CTR0, D2). Meanwhile, T8 is loaded with FFh and starts counting again. If T8 reaches 0, the timeout status bit (CTR0, D5) is set, and an interrupt can be generated if enabled (CTR0, D1). T8 then continues counting from FFH (see Figure 23 and Figure 24).




Figure 23. Demodulation Mode Count Capture Flowchart




Figure 30. Interrupt Block Diagram



### Port 0 Output Mode (D2)


Bit 2 controls the output mode of port 0. A 1 in this location sets the output to push-pull, and a 0 sets the output to open-drain.

### Stop-Mode Recovery Register (SMR)

This register selects the clock divide value and determines the mode of Stop Mode Recovery (Figure 33). All bits are write only except bit 7, which is read only. Bit 7 is a flag bit that is hardware set on the condition of Stop recovery and reset by a power-on cycle. Bit 6 controls whether a low level or a high level at the XOR-gate input (Figure 35 on page 59) is required from the recovery source. Bit 5 controls the reset delay after recovery. Bits D2, D3, and D4 of the SMR register specify the source of the Stop Mode Recovery signal. Bits D0 determines if SCLK/TCLK are divided by 16 or not. The SMR is located in Bank F of the Expanded Register Group at address 0BH.

## CTR3(0D)03H

D7	D6	D5	D4	D3	D2	D1	D0
----	----	----	----	----	----	----	----




\* Default setting after reset.

\*\* Default setting after reset. Not reset with a Stop Mode recovery.



Figure 42. T8/T16 Control Register (0D)03H: Read/Write (Except Where Noted)

### R252 Flags(FCH)



**Figure 54. Flag Register (FCH: Read/Write)**

### R253 RP(FDH)



Default setting after reset = 0000 0000

**Figure 55. Register Pointer (FDH: Read/Write)**





Figure 63. 28-Pin CDIP Package Diagram



Note: ZILOG supplies both options for production. Component layout  
PCB design should cover bigger option 01.

Figure 64. 28-Pin PDIP Package Diagram



## Ordering Information

---

**32KB Standard Temperature: 0° to +70°C**

---

Part Number	Description	Part Number	Description
ZGP323HSH4832C	48-pin SSOP 32K OTP	ZGP323HSS2832C	28-pin SOIC 32K OTP
ZGP323HSP4032C	40-pin PDIP 32K OTP	ZGP323HSH2032C	20-pin SSOP 32K OTP
ZGP323HSK2832E	28-pin CDIP 32K OTP	ZGP323HSK2032E	20-pin CDIP 32K OTP
ZGP323HSK4032E	40-pin CDIP 32K OTP	ZGP323HSP2032C	20-pin PDIP 32K OTP
ZGP323HSH2832C	28-pin SSOP 32K OTP	ZGP323HSS2032C	20-pin SOIC 32K OTP
ZGP323HSP2832C	28-pin PDIP 32K OTP		

---

**32KB Extended Temperature: -40° to +105°C**

---

Part Number	Description	Part Number	Description
ZGP323HEH4832C	48-pin SSOP 32K OTP	ZGP323HES2832C	28-pin SOIC 32K OTP
ZGP323HEP4032C	40-pin PDIP 32K OTP	ZGP323HEH2032C	20-pin SSOP 32K OTP
ZGP323HEH2832C	28-pin SSOP 32K OTP	ZGP323HEP2032C	20-pin PDIP 32K OTP
ZGP323HEP2832C	28-pin PDIP 32K OTP	ZGP323HES2032C	20-pin SOIC 32K OTP

---

**32KB Automotive Temperature: -40° to +125°C**

---


Part Number	Description	Part Number	Description
ZGP323HAH4832C	48-pin SSOP 32K OTP	ZGP323HAS2832C	28-pin SOIC 32K OTP
ZGP323HAP4032C	40-pin PDIP 32K OTP	ZGP323HAH2032C	20-pin SSOP 32K OTP
ZGP323HAH2832C	28-pin SSOP 32K OTP	ZGP323HAP2032C	20-pin PDIP 32K OTP
ZGP323HAP2832C	28-pin PDIP 32K OTP	ZGP323HAS2032C	20-pin SOIC 32K OTP

---

Replace C with G for Lead-Free Packaging



### Example





T8\_Capture\_LO 32  
register file 30  
    expanded 26  
register pointer 29  
    detail 31  
reset pin function 25  
resets and WDT 63  
**S**  
SCLK circuit 58  
single-pass mode  
    T16\_OUT 47  
    T8\_OUT 43  
stack 31  
standard test conditions 10  
standby modes 1  
stop instruction, counter/timer 54  
stop mode recovery  
    2 register 61  
    source 59  
stop mode recovery 2 61  
stop mode recovery register 57  
**T**  
T16 transmit mode 46  
T16\_Capture\_HI 32  
T8 transmit mode 40  
T8\_Capture\_HI 32  
test conditions, standard 10  
test load diagram 10  
timing diagram, AC 16  
transmit mode flowchart 41  
**V**  
VCC 5  
voltage  
    brown-out/standby 64  
    detection and flags 65  
voltage detection register 71  
**W**  
watch-dog timer  
    mode registerwatch-dog timer mode regis-  
        ter 62  
    time select 63