

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	56800E
Core Size	16-Bit
Speed	32MHz
Connectivity	CANbus, I ² C, SCI, SPI
Peripherals	POR, PWM, WDT
Number of I/O	39
Program Memory Size	64KB (32K x 16)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	4K x 16
Voltage - Supply (Vcc/Vdd)	3V ~ 3.6V
Data Converters	A/D 10x12b; D/A 2x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	48-LQFP
Supplier Device Package	48-LQFP (7x7)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/mc56f8036vlf

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



In **Table 2-2**, peripheral pins in bold identify reset state.

			Periph	erals:										
Pin #	Pin Name	Signal Name	GPIO	I2C	QSCI	QSPI	ADC	PWM	Quad Timer	Comp	MSCAN	Power & Ground	JTAG	Misc
1	GPIOB6	GPIOB6, RXD0, SDA, CLKIN	B6	SDA	RXD0									CLKIN
2	GPIOB1	GPIOB1, SSO, SDA	B1	SDA		SS0								
3	GPIOB7	GPIOB7, TXD0, SCL	B7	SCL	TXD0									
4	GPIOB5	GPIOB5, TA1, FAULT3, CLKIN	B5					FAULT3	TA1					CLKIN
5	GPIOA9	GPIOA9, FAULT2, TA3, CMPBI1	A9					FAULT2	TA3	CMPBI1				
6	GPIOA11	GPIOA11, CMPBI2	A11							CMPBI2				
7	GPIOC12	GPIOC12, ANB4	C12				ANB4							
8	GPIOC4	GPIOC4, ANB0, CMPBI3	C4				ANB0			CMPBI3				
9	GPIOC5	GPIOC5, ANB1	C5				ANB1							
10	GPIOC6	GPIOC6, ANB2, V _{REFHB}	C6				ANB2 V _{REFHB}							
11	GPIOC7	GPIOC7, ANB3, V _{REFLB}	C7				ANB3 V _{REFLB}							
12	VDDA	V _{DDA}										V _{DDA}		
13	VSSA	V _{SSA}										V _{SSA}		
14	GPIOC3	GPIOC3, ANA3, V _{REFLA}	С3				ANA3 V _{REFLA}							
15	GPIOC2	GPIOC2, ANA2, V _{REFHA}	C2				ANA2 V _{REFHA}							
16	GPIOC1	GPIOC1, ANA1	C1				ANA1							
17	GPIOC0	GPIOC0, ANA0, CMPAI3	C0				ANA0			CMPAI3				
18	GPIOC8	GPIOC8, ANA4	C8				ANA4							
19	VSS	V _{SS}										V _{SS}		
20	VCAP	V _{CAP}										VCAP		
21	тск	TCK, GPIOD2	D2										тск	
22	GPIOB10	GPIOB10, CMPAO,	B10							CMPAO				
23	RESET	RESET, GPIOA7	A7											RESET
24	GPIOB3	GPIOB3, MOSI0, TA3, PSRC1	B3			MOSI0		PSRC1	TA3					
25	GPIOB2	GPIOB2, MISO0, TA2, PSRC0	B2			MISO0		PSRC0	TA2					
26	GPIOA6	GPIOA6, FAULTO, TA0	A6					FAULT0	TA0					
27	GPIOA10	GPIOA10, CMPAI2	A10							CMPAI2				

Table 2-2 56F8036 Pins



Table 2-3 56F8036 Signal and Package Information for the 48-Pin LQFP (Continued)

Signal Name	LQFP Pin No.	Туре	State During Reset	Signal Description
GPIOA0	44	Input/ Output	Input, internal pull-up	Port A GPIO — This GPIO pin can be individually programmed as an input or output pin.
(PWM0)		Output	enabled	PWM0 — This is one of the six PWM output pins. After reset, the default state is GPIOA0.
GPIOA1	43	Input/ Output	Input, internal pull-up	Port A GPIO — This GPIO pin can be individually programmed as an input or output pin.
(PWM1)		Output	enabled	PWM1 — This is one of the six PWM output pins.
				After reset, the default state is GPIOA1.
GPIOA2	35	Input/ Output	Input, internal pull-up	Port A GPIO — This GPIO pin can be individually programmed as an input or output pin.
(PWM2)		Output	enabled	PWM2 — This is one of the six PWM output pins.
				After reset, the default state is GPIOA2.
GPIOA3	36	Input/ Output	Input, internal pull-up	Port A GPIO — This GPIO pin can be individually programmed as an input or output pin.
(PWM3)		Output	enabled	PWM3 — This is one of the six PWM output pins.
				After reset, the default state is GPIOA3.

Return to Table 2-2



Table 2-3 56F8036 Signal and Package Information for the 48-Pin LQFP (Continued)

Signal Name	LQFP Pin No.	Туре	State During Reset	Signal Description
GPIOB8	42	Input/ Output	Input, internal pull-up	Port B GPIO — This GPIO pin can be individually programmed as an input or output pin.
(SCL ¹¹)		Input/ Output	enabled	Serial Clock 1 — This pin serves as the I ² C serial clock.
(CANTX ¹²)		Open Drain Output		CAN Transmit Data — This is the SCAN interface output.
				After reset, the default state is GPIOB8. The peripheral functionality is controlled via the SIM. See Section 6.3.16 .
			the GPIOB0 and on the GPIOB12	
GPIOB9	34	Input/ Output	Input, internal pull-up	Port B GPIO — This GPIO pin can be individually programmed as an input or output pin.
(SDA ¹³)		Input/ Output	enabled	Serial Data 1 — This pin serves as the I ² C serial data line.
(CANRX ¹⁴)		Input		CAN Receive Data — This is the MSCAN interface input.
				After reset, the default state is GPIOB9. The peripheral functionality is controlled via the SIM. See Section 6.3.16 .
-		-	the GPIOB1 and on the GPIOB13	
GPIOB10	22	Input/ Output	Input, internal pull-up	Port B GPIO — This GPIO pin can be individually programmed as an input or output pin.
(CMPAO)		Output	enabled	Comparator A Output— This is the output of comparator A.
				After reset, the default state is GPIOB10. The peripheral functionality is controlled via the SIM. See Section 6.3.16 .
GPIOB11	46	Input/ Output	Input, internal pull-up	Port B GPIO — This GPIO pin can be individually programmed as an input or output pin.
(CMPBO)		Output	enabled	Comparator B Output— This is the output of comparator B.
				After reset, the default state is GPIOB11. The peripheral functionality is controlled via the SIM. See Section 6.3.16 .

Return to Table 2-2



Table 2-3 56F8036 Signal and Package Information for the 48-Pin LQFP (Continued)

Signal Name	LQFP Pin No.	Туре	State During Reset	Signal Description
GPIOC0	17	Input/ Output	Input	Port C GPIO — This GPIO pin can be individually programmed as an input or output pin.
(ANA0 & CMPAI3)		Analog Input		ANA0 — Analog input to ADC A, Channel 0.
				Comparator A, Input 3 — This is an analog input to Comparator A.
				When used as an analog input, the signal goes to both the ANA0 and CMPAI3.
				After reset, the default state is GPIOC0.
GPIOC1	16	Input/ Output	Input	Port C GPIO — This GPIO pin can be individually programmed as an input or output pin.
(ANA1)		Analog Input		ANA1 — Analog input to ADC A, Channel 1.
		input		After reset, the default state is GPIOC1.
GPIOC2	15	Input/ Output	Input Port C GPIO — This GPIO pin can be individually programme an input or output pin.	
(ANA2)		Analog Input		ANA2 — Analog input to ADC A, Channel 2.
(V _{REFHA})		Analog Input		V _{REFHA} — Analog reference voltage high (ADC A).
		mpar		After reset, the default state is GPIOC2.
GPIOC3	14	Input/ Output	Input	Port C GPIO — This GPIO pin can be individually programmed as an input or output pin.
(ANA3)		Analog Input		ANA3 — Analog input to ADC A, Channel 3.
(V _{REFLA})		Analog Input		V _{REFLA} — Analog reference voltage low (ADC A).
		mpar		After reset, the default state is GPIOC3.

Return to Table 2-2



Peripheral	Vector Number	Priority Level	Vector Base Address +	Interrupt Function	
ADC	60	0-2	P:\$78	ADC Zero Crossing or Limit Error	
PWM	61	0-2	P:\$7A	Reload PWM	
PWM	62	0-2	P:\$7C	PWM Fault	
SWILP	63	-1	P:\$7E	SW Interrupt Low Priority	

Table 4-2 Interrupt Vector Table Contents¹ (Continued)

1. Two words are allocated for each entry in the vector table. This does not allow the full address range to be referenced from the vector table, providing only 19 bits of address.

2. If the VBA is set to the reset value, the first two locations of the vector table will overlay the chip reset addresses since the reset address would match the base of this vector table.

4.3 Program Map

The Program Memory map is shown in Table 4-3.

Begin/End Address	Memory Allocation
P: \$1F FFFF P: \$00 8800	RESERVED
P: \$00 87FF P: \$00 8000	On-Chip RAM ² 8KB
P: \$00 7FFF P: \$00 0000	Internal Program Flash 64KB Cop Reset Address = \$00 0002 Boot Location = \$00 0000

Table 4-3 Program Memory Map¹ at Reset

1. All addresses are 16-bit Word addresses.

2. This RAM is shared with Data space starting at address X: \$00 0000; see Figure 4-1.



	(
Register Acronym	Address Offset	Register Description				
PS_CTRL	\$0	Control Register				
PS_STAT	\$1	Status Register				
		Reserved				

Table 4-14 Power Supervisor Registers Address Map (PS_BASE = \$00 F140)

Table 4-15 GPIOA Registers Address Map (GPIOA_BASE = \$00 F150)

Register Acronym	Address Offset	Register Description
GPIOA_PUPEN	\$0	Pull-up Enable Register
GPIOA_DATA	\$1	Data Register
GPIOA_DDIR	\$2	Data Direction Register
GPIOA_PEREN	\$3	Peripheral Enable Register
GPIOA_IASSRT	\$4	Interrupt Assert Register
GPIOA_IEN	\$5	Interrupt Enable Register
GPIOA_IEPOL	\$6	Interrupt Edge Polarity Register
GPIOA_IPEND	\$7	Interrupt Pending Register
GPIOA_IEDGE	\$8	Interrupt Edge-Sensitive Register
GPIOA_PPOUTM	\$9	Push-Pull Output Mode Control Register
GPIOA_RDATA	\$A	Raw Data Input Register
GPIOA_DRIVE	\$B	Output Drive Strength Control Register

Table 4-16 GPIOB Registers Address Map (GPIOB_BASE = \$00 F160)

Register Acronym	Address Offset	Register Description
GPIOB_PUPEN	\$0	Pull-up Enable Register
GPIOB_DATA	\$1	Data Register
GPIOB_DDIR	\$2	Data Direction Register
GPIOB_PEREN	\$3	Peripheral Enable Register
GPIOB_IASSRT	\$4	Interrupt Assert Register
GPIOB_IEN	\$5	Interrupt Enable Register
GPIOB_IEPOL	\$6	Interrupt Edge Polarity Register
GPIOB_IPEND	\$7	Interrupt Pending Register
GPIOB_IEDGE	\$8	Interrupt Edge-Sensitive Register
GPIOB_PPOUTM	\$9	Push-Pull Output Mode Control Register
GPIOB_RDATA	\$A	Raw Data Input Register
GPIOB_DRIVE	\$B	Output Drive Strength Control Register



5.3.1 Normal Interrupt Handling

Once the INTC has determined that an interrupt is to be serviced and which interrupt has the highest priority, an interrupt vector address is generated. Normal interrupt handling concatenates the Vector Base Address (VBA) and the vector number to determine the vector address, generating an offset into the vector table for each interrupt.

5.3.2 Interrupt Nesting

Interrupt exceptions may be nested to allow an IRQ of higher priority than the current exception to be serviced. The 56800E core controls the masking of interrupt priority levels it will accept by setting the I0 and I1 bits in its status register.

SR[9] (I1)	SR[8] (10)	Exceptions Permitted	Exceptions Masked
0	0	Priorities 0, 1, 2, 3	None
0	1	Priorities 1, 2, 3	Priority 0
1	0	Priorities 2, 3	Priorities 0, 1
1	1	Priority 3	Priorities 0, 1, 2

Table 5-1 Interrupt Mask Bit Definition

The IPIC bits of the ICTRL register reflect the state of the priority level being presented to the 56800E core.

IPIC_VALUE[1:0]	Current Interrupt Priority Level	Required Nested Exception Priority
00	No interrupt or SWILP	Priorities 0, 1, 2, 3
01	Priority 0	Priorities 1, 2, 3
10	Priority 1	Priorities 2, 3
11	Priority 2 or 3	Priority 3

Table 5-2 Interrupt Priority Encoding

5.3.3 Fast Interrupt Handling

Fast interrupts are described in the **DSP56800E Reference Manual**. The interrupt controller recognizes Fast Interrupts before the core does.

A Fast Interrupt is defined (to the ITCN) by:

- 1. Setting the priority of the interrupt as level 2, with the appropriate field in the IPR registers
- 2. Setting the FIMn register to the appropriate vector number
- 3. Setting the FIVALn and FIVAHn registers with the address of the code for the Fast Interrupt



5.6.3.5 GPIOA Interrupt Priority Level (GPIOA IPL)—Bits 5–4

This field is used to set the interrupt priority level for the GPIOA IRQ. This IRQ is limited to priorities 0 through 2. It is disabled by default.

- 00 = IRQ disabled (default)
- 01 = IRQ is priority level 0
- 10 = IRQ is priority level 1
- 11 = IRQ is priority level 2

5.6.3.6 GPIOB Interrupt Priority Level (GPIOB IPL)—Bits 3–2

This field is used to set the interrupt priority level for the GPIOB IRQ. This IRQ is limited to priorities 0 through 2. It is disabled by default.

- 00 = IRQ disabled (default)
- 01 = IRQ is priority level 0
- 10 = IRQ is priority level 1
- 11 = IRQ is priority level 2

5.6.3.7 GPIOC Interrupt Priority Level (GPIOC IPL)—Bits 1–0

This field is used to set the interrupt priority level for the GPIOC IRQ. This IRQ is limited to priorities 0 through 2. It is disabled by default.

- 00 = IRQ disabled (default)
- 01 = IRQ is priority level 0
- 10 = IRQ is priority level 1
- 11 = IRQ is priority level 2

5.6.4 Interrupt Priority Register 3 (IPR3)

Base + \$3	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Read	I2C E		0	0	0	0	0	0	0	0	QSCIO		QSCI0		QSCIO	
Write	120_L										IF	Ľ	IF	Ľ	IF	Ľ
RESET	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 5-6 Interrupt Priority Register 3 (IPR3)

5.6.4.1 I²C Error Interrupt Priority Level (I2C_ERR IPL)—Bits 15–14

This field is used to set the interrupt priority level for the I^2C Error IRQ. This IRQ is limited to priorities 0 through 2. It is disabled by default.

- 00 = IRQ disabled (default)
- 01 = IRQ is priority level 0
- 10 = IRQ is priority level 1
- 11 = IRQ is priority level 2



5.6.5.1 Timer A, Channel 3 Interrupt Priority Level (TMRA_3 IPL)— Bits 15–14

This field is used to set the interrupt priority level for the Timer A, Channel 3 IRQ. This IRQ is limited to priorities 0 through 2. It is disabled by default.

- 00 = IRQ disabled (default)
- 01 = IRQ is priority level 0
- 10 = IRQ is priority level 1
- 11 = IRQ is priority level 2

5.6.5.2 Timer A, Channel 2 Interrupt Priority Level (TMRA_2 IPL)— Bits 13–12

This field is used to set the interrupt priority level for the Timer A, Channel 2 IRQ. This IRQ is limited to priorities 0 through 2. It is disabled by default.

- 00 = IRQ disabled (default)
- 01 = IRQ is priority level 0
- 10 = IRQ is priority level 1
- 11 = IRQ is priority level 2

5.6.5.3 Timer A, Channel 1 Interrupt Priority Level (TMRA_1 IPL)— Bits 11–10

This field is used to set the interrupt priority level for the Timer A, Channel 1 IRQ. This IRQ is limited to priorities 0 through 2. It is disabled by default.

- 00 = IRQ disabled (default)
- 01 = IRQ is priority level 0
- 10 = IRQ is priority level 1
- 11 = IRQ is priority level 2

5.6.5.4 Timer A, Channel 0 Interrupt Priority Level (TMRA_0 IPL)— Bits 9–8

This field is used to set the interrupt priority level for the Timer A, Channel 0 IRQ. This IRQ is limited to priorities 0 through 2. It is disabled by default.

- 00 = IRQ disabled (default)
- 01 = IRQ is priority level 0
- 10 = IRQ is priority level 1
- 11 = IRQ is priority level 2





5.6.5.5 I²C Status Interrupt Priority Level (I2C_STAT IPL)—Bits 7–6

This field is used to set the interrupt priority level for the I^2C Status IRQ. This IRQ is limited to priorities 0 through 2. It is disabled by default.

- 00 = IRQ disabled (default)
- 01 = IRQ is priority level 0
- 10 = IRQ is priority level 1
- 11 = IRQ is priority level 2

5.6.5.6 I²C Transmit Interrupt Priority Level (I2C_TX IPL)—Bits 5–4

This field is used to set the interrupt priority level for the I^2C Transmit IRQ. This IRQ is limited to priorities 0 through 2. It is disabled by default.

- 00 = IRQ disabled (default)
- 01 = IRQ is priority level 0
- 10 = IRQ is priority level 1
- 11 = IRQ is priority level 2

5.6.5.7 I²C Receive Interrupt Priority Level (I2C_RX IPL)— Bits 3–2

This field is used to set the interrupt priority level for the I^2C Receiver IRQ. This IRQ is limited to priorities 0 through 2. It is disabled by default.

- 00 = IRQ disabled (default)
- 01 = IRQ is priority level 0
- 10 = IRQ is priority level 1
- 11 = IRQ is priority level 2

5.6.5.8 I²C General Call Interrupt Priority Level (I2C_GEN IPL)—Bits 1–0

This field is used to set the interrupt priority level for the I^2C General Call IRQ. This IRQ is limited to priorities 0 through 2. It is disabled by default.

- 00 = IRQ disabled (default)
- 01 = IRQ is priority level 0
- 10 = IRQ is priority level 1
- 11 = IRQ is priority level 2

5.6.6 Interrupt Priority Register 5 (IPR5)

Base + \$5	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Read	PIT1		PITO		COMF		COMF		0	0	0	0	0	0	0	0
Write			THC	/ 11 🗠	COM		COM									
RESET	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 5-8 Interrupt Priority Register 5 (IPR6)





6.3 Register Descriptions

A write to an address without an associated register is an NOP. A read from an address without an associated register returns unknown data.

Register Acronym	Base Address +	Register Name	Section Location
CTRL	\$0	Control Register	6.3.1
RSTAT	\$1	Reset Status Register	6.3.2
SWC0	\$2	Software Control Register 0	6.3.3
SWC1	\$3	Software Control Register 1	6.3.3
SWC2	\$4	Software Control Register 2	6.3.3
SWC3	\$5	Software Control Register 3	6.3.3
MSHID	\$6	Most Significant Half of JTAG ID	6.3.4
LSHID	\$7	Least Significant Half of JTAG ID	6.3.5
PWR	\$8	Power Control Register	6.3.6
		Reserved	
CLKOUT	\$A	CLKO Select Register	6.3.7
PCR	\$B	Peripheral Clock Rate Register	6.3.8
PCE0	\$C	Peripheral Clock Enable Register 0	6.3.9
PCE1	\$D	Peripheral Clock Enable Register 0	6.3.10
SD0	\$E	Stop Disable Register 0	6.3.11
SD1	\$F	Stop Disable Register 1	6.3.12
IOSAHI	\$10	I/O Short Address Location High Register	6.3.13
IOSALO	\$11	I/O Short Address Location Low Register	6.3.14
PROT	\$12	Protection Register	6.3.15
GPSA0	\$13	GPIO Peripheral Select Register 0 for GPIOA	6.3.16
GPSA1	\$14	GPIO Peripheral Select Register 1 for GPIOA	6.3.17
GPSB0	\$15	GPIO Peripheral Select Register 0 for GPIOB	6.3.18
GPSB1	\$16	GPIO Peripheral Select Register 1 for GPIOB	6.3.19
GPSCD	\$17	GPIO Peripheral Select Register for GPIOC and GPIOD	6.3.20
IPS0	\$18	Internal Peripheral Source Select Register 0 for PWM	6.3.21
IPSS1	\$19	Internal Peripheral Source Select Register 1 for DACs	6.3.22
IPSS2	\$1A	Internal Peripheral Source Select Register 2 for Quad Timer A	6.3.23
		Reserved	

Table 6-1 SIM Registers (SIM_BASE = \$00 F100)



6.3.1 SIM Control Register (SIM_CTRL)

Base + \$0	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Read	0	0	0	0	0	0	0	0	0	0	ONCE	SW	STO		WA	
Write											EBL	RST	DISA	BLE	DISA	BLE
RESET	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 6-2 SIM Control Register (SIM_CTRL)

6.3.1.1 Reserved—Bits 15–6

This bit field is reserved. Each bit must be set to 0.

6.3.1.2 OnCE Enable (ONCEEBL)—Bit 5

- 0 = OnCE clock to 56800E core enabled when core TAP is enabled
- 1 = OnCE clock to 56800E core is always enabled

Note: Using default state "0" is recommended.

6.3.1.3 Software Reset (SWRST)—Bit 4

- Writing 1 to this field will cause the device to reset
- Read is 0

6.3.1.4 Stop Disable (STOP_DISABLE)—Bits 3–2

- 00 = Stop mode will be entered when the 56800E core executes a STOP instruction
- 01 = The 56800E STOP instruction will not cause entry into Stop mode
- 10 = Stop mode will be entered when the 56800E core executes a STOP instruction and the STOP_DISABLE field is write-protected until the next reset
- 11 = The 56800E STOP instruction will not cause entry into Stop mode and the STOP_DISABLE field is write-protected until the next reset

6.3.1.5 Wait Disable (WAIT_DISABLE)—Bits 1–0

- 00 = Wait mode will be entered when the 56800E core executes a WAIT instruction
- 01 = The 56800E WAIT instruction will not cause entry into Wait mode
- 10 = Wait mode will be entered when the 56800E core executes a WAIT instruction and the WAIT_DISABLE field is write-protected until the next reset
- 11 = The 56800E WAIT instruction will not cause entry into Wait mode and the WAIT_DISABLE field is write-protected until the next reset

6.3.2 SIM Reset Status Register (SIM_RSTAT)

This read-only register is updated upon any system reset and indicates the cause of the most recent reset. It indicates whether the COP reset vector or regular reset vector (including Power-On Reset, External Reset, Software Reset) in the vector table is used. This register is asynchronously reset during Power-On Reset and subsequently is synchronously updated based on the precedence level of reset inputs. Only the



6.3.8.2 Quad Timer A Clock Rate (TMRA_CR)—Bit 14

This bit selects the clock speed for the Quad Timer A module.

- 0 = Quad Timer A clock rate equals the system clock rate, to a maximum 32MHz (default)
- 1 = Quad Timer A clock rate equals 3X system clock rate, to a maximum 96MHz

6.3.8.3 Pulse Width Modulator Clock Rate (PWM_CR)—Bit 13

This bit selects the clock speed for the PWM module.

- 0 = PWM module clock rate equals the system clock rate, to a maximum 32MHz (default)
- 1 = PWM module clock rate equals 3X system clock rate, to a maximum 96MHz

6.3.8.4 Inter-Integrated Circuit Run Clock Rate (I2C_CR)—Bit 12

This bit selects the clock speed for the I^2C run clock.

- $0 = I^2C$ module run clock rate equals the system clock rate, to a maximum 32MHz (default)
- $1 = I^2C$ module run clock rate equals 3X system clock rate, to a maximum 96MHz

6.3.8.5 Reserved—Bits 11–0

This bit field is reserved. Each bit must be set to 0.

6.3.9 Peripheral Clock Enable Register 0 (SIM_PCE0)

The Peripheral Clock Enable register enables or disables clocks to the peripherals as a power savings feature. Significant power savings are achieved by enabling only the peripheral clocks that are in use. When a peripheral's clock is disabled, that peripheral is in Stop mode. Accesses made to a module that has its clock disabled will have no effect. The corresponding peripheral should itself be disabled while its clock is shut off. IPBus writes are not possible.

Setting the PCE bit does not guarantee that the peripheral's clock is running. Enabled peripheral clocks will still become disabled in Stop mode, unless the peripheral's Stop Disable control in the SD*n* register is set to 1.

Note: The MSCAN module supports extended power management capabilities, including Sleep, Stop-in-Wait, and Disable modes. MSCAN clocks are selected by MSCAN control registers. Refer to the **56F802X and 56F803XPeripheral Reference Manual** for details.

Base + \$C	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Read	СМРВ	CMPA	DAC1	DAC0	0	ADC	0	0	0	I2C	0	QSCI0	0	QSPI0	0	PWM
Write			2/101	2/100		1.00				120		QUUIU		QUITO		
RESET	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 6-10 Peripheral Clock Enable Register 0 (SIM_PCE0)

6.3.9.1 Comparator B Clock Enable (CMPB)—Bit 15

- 0 = The clock is not provided to the Comparator B module (the Comparator B module is disabled)
- 1 = The clock is enabled to the Comparator B module

56F8036 Data Sheet, Rev. 6



6.3.9.2 Comparator A Clock Enable (CMPA)—Bit 14

- 0 = The clock is not provided to the Comparator A module (the Comparator A module is disabled)
- 1 = The clock is enabled to the Comparator A module

6.3.9.3 Digital-to-Analog Clock Enable 1 (DAC1)—Bit 13

- 0 = The clock is not provided to the DAC1 module (the DAC1 module is disabled)
- 1 = The clock is enabled to the DAC1 module

6.3.9.4 Digital-to-Analog Clock Enable 0 (DAC0)—Bit 12

- 0 = The clock is not provided to the DAC0 module (the DAC0 module is disabled)
- 1 = The clock is enabled to the DAC0 module

6.3.9.5 Reserved—Bit 11

This bit field is reserved. It must be set to 0.

6.3.9.6 Analog-to-Digital Converter Clock Enable (ADC)—Bit 10

- 0 = The clock is not provided to the ADC module (the ADC module is disabled)
- 1 = The clock is enabled to the ADC module

6.3.9.7 Reserved—Bits 9–7

This bit field is reserved. It must be set to 0.

6.3.9.8 Inter-Integrated Circuit IPBus Clock Enable (I2C)—Bit 6

- 0 = The clock is not provided to the I²C module (the I²C module is disabled)
- 1 = The clock is enabled to the I²C module

6.3.9.9 Reserved—Bit 5

This bit field is reserved. It must be set to 0.

6.3.9.10 QSCI 0 Clock Enable (QSCI0)—Bit 4

- 0 = The clock is not provided to the QSCI0 module (the QSCI0 module is disabled)
- 1 = The clock is enabled to the QSCI0 module

6.3.9.11 Reserved—Bit 3

This bit field is reserved. It must be set to 0.

6.3.9.12 QSPI 0 Clock Enable (QSPI0)—Bit 2

- 0 = The clock is not provided to the QSPI0 module (the QSPI0 module is disabled)
- 1 = The clock is enabled to the QSPI0 module

6.3.9.13 Reserved—Bit 1

This bit field is reserved. It must be set to 0.



6.3.9.14 PWM Clock Enable (PWM)—Bit 0

- 0 = The clock is not provided to the PWM module (the PWM module is disabled)
- 1 = The clock is enabled to the PWM module

6.3.10 Peripheral Clock Enable Register 1 (SIM_PCE1)

See Section 6.3.9 for general information about Peripheral Clock Enable registers.

Base + \$D	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0													
Read	0	PIT2	PIT1	PIT0	0	0	0	0	0	0	0	0	TA3	TA2	TA1	TA0													
Write		1112		FIIU	1110	1110	1110	1110	1110	1110	1110	1110	1110	FIIU	FIIU	FIIU	1110									170	172	171	140
RESET	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0													

Figure 6-11 Peripheral Clock Enable Register 1 (SIM_PCE1)

6.3.10.1 Reserved—Bit 15

This bit field is reserved. It must be set to 0.

6.3.10.2 Programmable Interval Timer 2 Clock Enable (PIT2)—Bit 14

- 0 = The clock is not provided to the PIT2 module (the PIT2 module is disabled)
- 1 = The clock is enabled to the PIT2 module

6.3.10.3 Programmable Interval Timer 1 Clock Enable (PIT1)—Bit 13

- 0 = The clock is not provided to the PIT1 module (the PIT1 module is disabled)
- 1 = The clock is enabled to the PIT1 module

6.3.10.4 Programmable Interval Timer 0 Clock Enable (PIT0)—Bit 12

- 0 = The clock is not provided to the PIT0 module (the PIT0 module is disabled)
- 1 = The clock is enabled to the PITO module

6.3.10.5 Reserved—Bits 11-4

This bit field is reserved. Each bit must be set to 0.

6.3.10.6 Quad Timer A, Channel 3 Clock Enable (TA3)—Bit 3

- 0 = The clock is not provided to the Timer A3 module (the Timer A3 module is disabled)
- 1 = The clock is enabled to the Timer A3 module

6.3.10.7 Quad Timer A, Channel 2 Clock Enable (TA2)—Bit 2

- 0 = The clock is not provided to the Timer A2 module (the Timer A2 module is disabled)
- 1 = The clock is enabled to the Timer A2 module

6.3.10.8 Quad Timer A, Channel 1 Clock Enable (TA1)—Bit 1

- 0 = The clock is not provided to the Timer A1 module (the Timer A1 module is disabled)
- 1 = The clock is enabled to the Timer A1 module

56F8036 Data Sheet, Rev. 6



10.1.1 ElectroStatic Discharge (ESD) Model

Characteristic	Min	Тур	Max	Unit
ESD for Human Body Model (HBM)	2000			V
ESD for Machine Model (MM)	200	_	_	V
ESD for Charge Device Model (CDM)	750			V

Table 10-2 56F8036 ESD Protection

Table 10-3 LQFP Package Thermal Characteristics⁶

Characteristic	Comments	Symbol	Value (LQFP)	Unit	Notes
Junction to ambient Natural convection	Single layer board (1s)	$R_{ extsf{ heta}JA}$	41	°C/W	2
Junction to ambient Natural convection	Four layer board (2s2p)	R _{θJMA}	34	°C/W	1, 2
Junction to ambient (@200 ft/min)	Single layer board (1s)	R _{θJMA}	34	°C/W	2
Junction to ambient (@200 ft/min)	Four layer board (2s2p)	R _{θJMA}	29	°C/W	1, 2
Junction to board		$R_{ extsf{ heta}JB}$	24	°C/W	4
Junction to case		$R_{ extsf{ heta}JC}$	8	°C/W	3
Junction to package top	Natural Convection	Ψ_{JT}	2	°C/W	5

- 1. Theta-JA determined on 2s2p test boards is frequently lower than would be observed in an application. Determined on 2s2p thermal test board.
- 2. Junction to ambient thermal resistance, Theta-JA (R_{0JA}), was simulated to be equivalent to the JEDEC specification JESD51-2 in a horizontal configuration in natural convection. Theta-JA was also simulated on a thermal test board with two internal planes (2s2p, where "s" is the number of signal layers and "p" is the number of planes) per JESD51-6 and JESD51-7. The correct name for Theta-JA for forced convection or with the non-single layer boards is Theta-JMA.
- 3. Junction to case thermal resistance, Theta-JC (R_{0JC}), was simulated to be equivalent to the measured values using the cold plate technique with the cold plate temperature used as the "case" temperature. The basic cold plate measurement technique is described by MIL-STD 883D, Method 1012.1. This is the correct thermal metric to use to calculate thermal performance when the package is being used with a heat sink.
- 4. Junction to board thermal resistance, Theta-JB (R_{0JB}), is a metric of the thermal resistance from the junction to the printed circuit board determined per JESD51-8. Board temperature is measured on the top surface of the board near the package.
- Thermal Characterization Parameter, Psi-JT (Y_{JT}), is the "resistance" from junction to reference point thermocouple on top center of case as defined in JESD51-2. Y_{JT} is a useful value to use to estimate junction temperature in steady state customer environments.
- 6. Junction temperature is a function of die size, on-chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient temperature, air flow, power dissipation of other components on the board, and board thermal resistance.
- 7. See Section 12.1 for more details on thermal design considerations.



Characteristic	Symbol	Notes	Min	Тур	Max	Unit
Supply voltage	V _{DD,} V _{DDA}		3	3.3	3.6	V
ADC Reference Voltage High	V _{REFHx}		3.0		V _{DDA}	V
Voltage difference V_{DD} to V_{DDA}	ΔV_{DD}		-0.1	0	0.1	V
Voltage difference V_{SS} to V_{SSA}	ΔV_{SS}		-0.1	0	0.1	V
Device Clock Frequency Using relaxation oscillator Using external clock source	FSYSCLK		1 0		32 32	MHz
Input Voltage High (digital inputs)	V _{IH}	Pin Groups 1, 2	2.0		5.5	V
Input Voltage Low (digital inputs)	V _{IL}	Pin Groups 1, 2	-0.3		0.8	V
Oscillator Input Voltage High XTAL driven by an external clock source	V _{IHOSC}	Pin Group 4	2.0		V _{DDA} + 0.3	V
Oscillator Input Voltage Low	V _{ILOSC}	Pin Group 4	-0.3		0.8	V
Output Source Current High at V _{OH} min.) ¹ When programmed for low drive strength When programmed for high drive strength	I _{ОН}	Pin Group 1 Pin Group 1			-4 -8	mA
Output Source Current Low (at V _{OL} max.) ¹ When programmed for low drive strength When programmed for high drive strength	I _{OL}	Pin Groups 1, 2 Pin Groups 1, 2			4 8	mA
Ambient Operating Temperature (Extended Industrial)	Τ _Α		-40		105	°C
Flash Endurance (Program Erase Cycles)	N _F	T _A = -40°C to 125°C	10,000		—	cycles
Flash Data Retention	Τ _R	T _J <= 85°C avg	15		—	years
Flash Data Retention with <100 Program/Erase Cycles	t _{FLRET}	T _J <= 85°C avg	20	-	_	years

Table 10-4 Recommended Operating Conditions $(V_{REFL x} = 0V, V_{SSA} = 0V, V_{SS} = 0V)$

1. Total chip source or sink current cannot exceed 75mA

Default Mode

Pin Group 1: GPIO, TDI, TDO, TMS, TCK Pin Group 2: RESET, GPIOA7 Pin Group 3: ADC and Comparator Analog Inputs Pin Group 4: XTAL, EXTAL



Mode	Conditions	Typical @	3.3V, 25°C	Maximum@	₿ 3.6V, 25°C
Mode	Conditions	I _{DD} ¹	I _{DDA}	I _{DD} ¹	I _{DDA}
STANDBY > STOP	100kHz Device Clock Relaxation Oscillator in Standby mode PLL powered off Processor Core in STOP state All peripheral module and core clocks are off ADC/DAC/Comparator powered off Voltage regulator in Standby mode	540μΑ	ΟμΑ	650μΑ	1μΑ
POWERDOWN	Device Clock is off Relaxation Oscillator powered off PLL powered off Processor Core in STOP state All peripheral module and core clocks are off ADC /DAC/Comparator powered off Voltage Regulator in Standby mode	440μΑ	ΟμΑ	550μΑ	1μΑ

Table 10-6 Current Consumption per Power Supply Pin (Continued)

1. No Output Switching

All ports configured as inputs All inputs Low No DC Loads

Characteristic	Symbol	Min	Тур	Max	Unit					
Low-Voltage Interrupt for 3.3V supply ¹	V _{EI3.3}	2.58	2.7		V					
Low-Voltage Interrupt for 2.5V supply ²	V _{E12.5}	—	2.15	—	V					
Low-Voltage Interrupt Recovery Hysteresis	V _{EIH}	—	50	_	mV					
Power-On Reset ³	POR	_	1.8	1.9	V					

1. When V_{DD} drops below $V_{EI3.3}$, an interrupt is generated.

2. When V_{DD} drops below $V_{\text{EI32.5}}\text{,}$ an interrupt is generated.

3. Power-On Reset occurs whenever the internally regulated 2.5V digital supply drops below 1.8V. While power is ramping up, this signal remains active for as long as the internal 2.5V is below 2.15V or the 3.3V 1/O voltage is below 2.7V, no matter how long the ramp-up rate is. The internally regulated voltage is typically 100mV less than V_{DD} during ramp-up until 2.5V is reached, at which time it self-regulates.

Voltage Regulator Specifications 10.2.1

The 56F8036 has two on-chip regulators. One supplies the PLL and relaxation oscillator. It has no external pins and therefore has no external characteristics which must be guaranteed (other than proper operation of the device). The second regulator supplies approximately 2.5V to the 56F8036's core logic. This regulator requires an external 4.4µF, or greater, capacitor for proper operation. Ceramic and tantalum



10.11 Serial Communication Interface (SCI) Timing

Table 10-16 SCI Timing¹

Characteristic	Symbol	Min	Max	Unit	See Figure
Baud Rate ²	BR		(f _{MAX} /16)	Mbps	_
RXD ³ Pulse Width	RXD _{PW}	0.965/BR	1.04/BR	ns	10-12
TXD ⁴ Pulse Width	TXD _{PW}	0.965/BR	1.04/BR	ns	10-13
	LIN S	Slave Mode		1	
Deviation of slave node clock from nominal clock rate before synchronization	F _{TOL_UNSYNCH}	-14	14	%	_
Deviation of slave node clock relative to the master node clock after synchronization	F _{TOL_SYNCH}	-2	2	%	_
Minimum break character length	T _{BREAK}	13		Master node bit periods	—
		11	—	Slave node bit periods	_

1. Parameters listed are guaranteed by design.

2. f_{MAX} is the frequency of operation of the system clock in MHz, which is 32MHz for the 56F8036 device.

3. The RXD pin in QSCI0 is named RXD0.

4. The TXD pin in QSCI0 is named TXD0.




Figure 10-13 TXD Pulse Width



10.12 Freescale's Scalable Controller Area Network (MSCAN) Timing

Characteristic	Symbol	Min	Мах	Unit
Baud rate	BR _{CAN}		1	Mbps
Bus wake-up detection	T _{WAKEUP}	T _{IPBUS}	_	μs

Table 10-17 MSCAN Timing¹

1. Parameters listed are guaranteed by design




Figure 10-14 Bus Wake-up Detection

10.13 Inter-Integrated Circuit Interface (I²C) Timing

Table	10-18 l ²	² C Timing
-------	----------------------	-----------------------

Characteristic	Symbol	Standard Mode		Fast Mode		1104
		Minimum	Maximum	Minimum	Maximum	Unit
SCL Clock Frequency	f _{SCL}	0	100	0	400	kHz
Hold time (repeated) START condition. After this period, the first clock pulse is generated.	t _{HD; STA}	4.0	_	0.6	—	μs
LOW period of the SCL clock	t _{LOW}	4.7	_	1.3	—	μs
HIGH period of the SCL clock	t _{HIGH}	4.0	_	0.6	_	μs
Set-up time for a repeated START condition	t _{SU; STA}	4.7	_	0.6	_	μs
Data hold time for I ² C bus devices	t _{HD; DAT}	0 ¹	3.45 ²	0 ¹	0.9 ²	μs
Data set-up time	t _{SU; DAT}	250 ³		100 ^{3, 4}		ns