STMicroelectronics - <u>STM32F101VCT6TR Datasheet</u>



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	ARM® Cortex®-M3
Core Size	32-Bit Single-Core
Speed	36MHz
Connectivity	I²C, IrDA, LINbus, SPI, UART/USART
Peripherals	DMA, PDR, POR, PVD, PWM, Temp Sensor, WDT
Number of I/O	80
Program Memory Size	256KB (256K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	32K x 8
Voltage - Supply (Vcc/Vdd)	2V ~ 3.6V
Data Converters	A/D 16x12b; D/A 2x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	100-LQFP
Supplier Device Package	100-LQFP (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/stmicroelectronics/stm32f101vct6tr

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Contents

1	Introd	luction		. 9
2	Descr	ription .		10
	2.1	Device of	overview	.11
	2.2	Full com	npatibility throughout the family	14
	2.3	Overvie	· · · · · · · · · · · · · · · · · · ·	14
		2.3.1	ARM [®] Cortex [®] -M3 core with embedded Flash and SRAM	. 14
		2.3.2	Embedded Flash memory	. 15
		2.3.3	CRC (cyclic redundancy check) calculation unit	. 15
		2.3.4	Embedded SRAM	. 15
		2.3.5	FSMC (flexible static memory controller)	. 15
		2.3.6	LCD parallel interface	. 15
		2.3.7	Nested vectored interrupt controller (NVIC)	. 16
		2.3.8	External interrupt/event controller (EXTI)	. 16
		2.3.9	Clocks and startup	. 16
		2.3.10	Boot modes	. 16
		2.3.11	Power supply schemes	. 17
		2.3.12	Power supply supervisor	. 17
		2.3.13	Voltage regulator	. 17
		2.3.14	Low-power modes	. 17
		2.3.15	DMA	. 18
		2.3.16	RTC (real-time clock) and backup registers	. 18
		2.3.17	Timers and watchdogs	. 18
		2.3.18	I ² C bus	. 20
		2.3.19	Universal synchronous/asynchronous receiver transmitters (USARTs)	. 20
		2.3.20	Serial peripheral interface (SPI)	. 20
		2.3.21	GPIOs (general-purpose inputs/outputs)	. 20
		2.3.22	ADC (analog to digital converter)	. 21
		2.3.23	DAC (digital-to-analog converter)	. 21
		2.3.24	Temperature sensor	. 21
		2.3.25	Serial wire JTAG debug port (SWJ-DP)	. 21
		2.3.26	Embedded Trace Macrocell™	. 22
3	Pinou	its and j	oin descriptions	23

DocID14610 Rev 9





Figure 2. Clock tree

1. When the HSI is used as a PLL clock input, the maximum system clock frequency that can be achieved is 36 MHz.

2. To have an ADC conversion time of 1 $\mu s,$ APB2 must be at 14 MHz or 28 MHz.



delivering outstanding computational performance and an advanced system response to interrupts.

The ARM[®] Cortex[®]-M3 32-bit RISC processor features exceptional code-efficiency, delivering the high-performance expected from an ARM[®] core in the memory size usually associated with 8- and 16-bit devices.

The STM32F101xC, STM32F101xD and STM32F101xE access line family having an embedded ARM[®] core, is therefore compatible with all ARM[®] tools and software.

Figure 1 shows the general block diagram of the device family.

2.3.2 Embedded Flash memory

256 to 512 Kbytes of embedded Flash are available for storing programs and data.

2.3.3 CRC (cyclic redundancy check) calculation unit

The CRC (cyclic redundancy check) calculation unit is used to get a CRC code from a 32-bit data word and a fixed generator polynomial.

Among other applications, CRC-based techniques are used to verify data transmission or storage integrity. In the scope of the EN/IEC 60335-1 standard, they offer a means of verifying the Flash memory integrity. The CRC calculation unit helps compute a signature of the software during runtime, to be compared with a reference signature generated at link-time and stored at a given memory location.

2.3.4 Embedded SRAM

Up to 48 Kbytes of embedded SRAM accessed (read/write) at CPU clock speed with 0 wait states.

2.3.5 FSMC (flexible static memory controller)

The FSMC is embedded in the STM32F101xC, STM32F101xD and STM32F101xE access line family. It has four Chip Select outputs supporting the following modes: PC Card/Compact Flash, SRAM, PSRAM, NOR and NAND.

Functionality overview:

- The three FSMC interrupt lines are ORed in order to be connected to the NVIC
- Write FIFO
- Code execution from external memory except for NAND Flash and PC Card
- The targeted frequency is HCLK/2, so external access is at 18 MHz when HCLK is at 36 MHz

2.3.6 LCD parallel interface

The FSMC can be configured to interface seamlessly with most graphic LCD controllers. It supports the Intel 8080 and Motorola 6800 modes, and is flexible enough to adapt to specific LCD interfaces. This LCD parallel interface capability makes it easy to build cost-effective graphic applications using LCD modules with embedded controllers or high-performance solutions using external controllers with dedicated acceleration.



Timer	Counter resolution	Counter type	Prescaler factor	DMA request generation	Capture/compare channels	Complementary outputs
TIM2, TIM3, TIM4, TIM5	16-bit	Up, down, up/down	Any integer between 1 and 65536	Yes	4	No
TIM6, TIM7	16-bit	Up	Any integer between 1 and 65536	Yes	0	No

 Table 4. Timer feature comparison

General-purpose timers (TIMx)

There are up to 4 synchronizable general-purpose timers (TIM2, TIM3, TIM4 and TIM5) embedded in the STM32F101xC, STM32F101xD and STM32F101xE access line devices. These timers are based on a 16-bit auto-reload up/down counter, a 16-bit prescaler and feature 4 independent channels each for input capture/output compare, PWM or one-pulse mode output. This gives up to 16 input captures / output compares / PWMs on the largest packages.

The general-purpose timers can work together with the advanced-control timer via the Timer Link feature for synchronization or event chaining. Their counter can be frozen in debug mode. Any of the general-purpose timers can be used to generate PWM outputs. They all have independent DMA request generation.

These timers are capable of handling quadrature (incremental) encoder signals and the digital outputs from 1 to 3 hall-effect sensors.

Basic timers TIM6 and TIM7

These timers are mainly used for DAC trigger generation. They can also be used as a generic 16-bit time base.

Independent watchdog

The independent watchdog is based on a 12-bit downcounter and 8-bit prescaler. It is clocked from an independent 40 kHz internal RC and as it operates independently from the main clock, it can operate in Stop and Standby modes. It can be used either as a watchdog to reset the device when a problem occurs, or as a free running timer for application timeout management. It is hardware or software configurable through the option bytes. The counter can be frozen in debug mode.

Window watchdog

The window watchdog is based on a 7-bit downcounter that can be set as free running. It can be used as a watchdog to reset the device when a problem occurs. It is clocked from the main clock. It has an early warning interrupt capability and the counter can be frozen in debug mode.



	FSMC					
Pins	CF	CF/IDE	NOR/PSRAM/ SRAM	NOR/PSRAM Mux	NAND 16 bit	LQFP100 ⁽¹⁾
PD9	D14	D14	D14	DA14	D14	Yes
PD10	D15	D15	D15	DA15	D15	Yes
PD11	-	-	A16	A16	CLE	Yes
PD12	-	-	A17	A17	ALE	Yes
PD13	-	-	A18	A18		Yes
PD14	D0	D0	D0	DA0	D0	Yes
PD15	D1	D1	D1	DA1	D1	Yes
PG2	-	-	A12	-	-	-
PG3	-	-	A13	-	-	-
PG4	-	-	A14	-	-	-
PG5	-	-	A15	-	-	-
PG6	-	-	-	-	INT2	-
PG7	-	-	-	-	INT3	-
PD0	D2	D2	D2	DA2	D2	Yes
PD1	D3	D3	D3	DA3	D3	Yes
PD3	-	-	CLK	CLK	-	Yes
PD4	NOE	NOE	NOE	NOE	NOE	Yes
PD5	NWE	NWE	NWE	NWE	NWE	Yes
PD6	NWAIT	NWAIT	NWAIT	NWAIT	NWAIT	Yes
PD7	-	-	NE1	NE1	NCE2	Yes
PG9	-	-	NE2	NE2	NCE3	-
PG10	NCE4_1	NCE4_1	NE3	NE3	-	-
PG11	NCE4_2	NCE4_2	-	-	-	-
PG12	-	-	NE4	NE4	-	-
PG13	-	-	A24	A24	-	-
PG14	-	-	A25	A25	-	-
PB7	-	-	NADV	NADV	-	Yes
PE0	-	-	NBL0	NBL0	-	Yes
PE1	-	-	NBL1	NBL1	-	Yes

Table 6. FSMC pin definition (continued)

1. Ports F and G are not available in devices delivered in 100-pin packages.



Symbol	Parameter	Conditions	£	Max ⁽¹⁾	Unit
Symbol			HCLK	T _A = 85 °C	Unit
			36 MHz	24	
	Supply current in Sleep mode	External clock ⁽²⁾ all peripherals enabled	24 MHz	17	mA
			16 MHz	12.5	
			8 MHz	8	
'DD		External clock ⁽²⁾ , all peripherals disabled	36 MHz	6	
			24 MHz	5	
			16 MHz	4.5	
			8 MHz	4	

Table 16. Maximum current consumption in Sleep mode, code running from Flash or RAM

1. Guaranteed by characterization results, tested in production at V_{DD} max, f_{HCLK} max with peripherals enabled.

2. External clock is 8 MHz and PLL is on when f_{HCLK} > 8 MHz.

				Max			
Symbol	Parameter	Conditions	V _{DD} / V _{BAT} = 2.0 V	V _{DD} / V _{BAT} = 2.4 V	V_{DD}/V_{BA} = 3.3 V	T _A = 85 °C	Unit
	Supply current	Regulator in Run mode, Low-speed and high-speed internal RC oscillators and high-speed oscillator OFF (no independent watchdog)	-	34.5	35	379	
in S	in Stop mode	Regulator in Low-power mode, Low-speed and high-speed internal RC oscillators and high-speed oscillator OFF (no independent watchdog)	-	24.5	25	365	
'DD	Supply current in Standby mode	Low-speed internal RC oscillator and independent watchdog ON	-	3	3.8	-	μA
		Low-speed internal RC oscillator ON, independent watchdog OFF	-	2.8	3.6	-	
		Low-speed internal RC oscillator and independent watchdog OFF, low-speed oscillator and RTC OFF	-	1.9	2.1	5 ⁽²⁾	
I _{DD_VBAT}	Backup domain supply current	Low-speed oscillator and RTC ON	1.05	1.1	1.4	2 ⁽²⁾	

Table 17. Typical and maximum current consumptions in Stop and Standby modes

1. Typical values are measured at T_A = 25 °C.

2. Guaranteed by characterization results, not tested in production.





Figure 13. Typical current consumption on $\rm V_{BAT}$ with RTC on vs. temperature at different $\rm V_{BAT}$ values

Figure 14. Typical current consumption in Stop mode with regulator in run mode versus temperature at different V_{DD} values







Figure 15. Typical current consumption in Stop mode with regulator in low-power mode versus temperature at different V_{DD} values

Figure 16. Typical current consumption in Standby mode versus temperature at different $\rm V_{\rm DD}$ values





Periphe	erals	µA/MHz		
	APB2-Bridge	4.17		
	GPIOA	8.47		
	GPIOB	8.47		
	GPIOC	6.53		
	GPIOD	8.47		
	GPIOE	6.53		
APB2 (up to 36 MHz)	GPIOF	6.53		
	GPIOG	6.11		
	SPI1	4.72		
	USART1	12.50		
	TIM1	22.92		
	TIM8	22.92		
	ADC1 ⁽⁵⁾⁽⁶⁾	17.32		

Table 20. Peripheral current consumpti	ion	[,] (continued)
--	-----	--------------------------

1. f_{HCLK} = 36 MHz, f_{APB1} = $f_{HCLK/2}$, f_{APB2} = f_{HCLK} , default prescaler value for each peripheral.

2. The BusMatrix is automatically active when at least one master peripheral is ON.

3. When the I2S is enabled, a current consumption of 0.02 mA must be added.

- 4. When DAC_OUT1 or DAC_OUT2 is enabled, a current consumption of 0.36 mA must be added.
- Specific conditions for ADC: f_{HCLK} = 28 MHz, f_{APB1} = f_{HCLK/2}, f_{APB2} = f_{HCLK}, f_{ADCCLK} = f_{APB2}/2. When ADON bit in the ADC_CR2 register is set to 1, the current consumption is equal to 0.54 mA.
- 6. When the ADC is enabled, a current consumption of 0.08 mA must be added.

5.3.6 External clock source characteristics

High-speed external user clock generated from an external source

The characteristics given in *Table 21* result from tests performed using an high-speed external clock source, and under ambient temperature and supply voltage conditions summarized in *Table 10*.

	- -					
Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{HSE_ext}	User external clock source frequency ⁽¹⁾		1	8	25	MHz
V _{HSEH}	OSC_IN input pin high level voltage		0.7V _{DD}	-	V _{DD}	V
V _{HSEL}	OSC_IN input pin low level voltage	-	V _{SS}	-	0.3V _{DD}	v
t _{w(HSE)} t _{w(HSE)}	OSC_IN high or low time ⁽¹⁾		5	-	-	ne
t _{r(HSE)} t _{f(HSE)}	OSC_IN rise or fall time ⁽¹⁾		-	-	20	

Table 21. High-speed external user clock characteristics





Figure 21. Asynchronous non-multiplexed SRAM/PSRAM/NOR read waveforms

1. Mode 2/B, C and D only. In Mode 1, FSMC_NADV is not used.

FSMC_BusTurnAroundDuration = 0.

Table 31. Asynchronous r	non-multiplexed SRAM/PSRAM/NOR	R read timings ^{(1) (2)}
······		

Symbol	Parameter	Min	Мах	Unit
t _{w(NE)}	FSMC_NE low time	5t _{HCLK} – 1.5	5t _{HCLK} + 2	ns
t _{v(NOE_NE)}	FSMC_NEx low to FSMC_NOE low	0.5	1.5	ns
t _{w(NOE)}	FSMC_NOE low time	5t _{HCLK} – 1.5	5t _{HCLK} + 1.5	ns
t _{h(NE_NOE)}	FSMC_NOE high to FSMC_NE high hold time	-1.5	-	ns
t _{v(A_NE)}	FSMC_NEx low to FSMC_A valid	-	7	ns
t _{h(A_NOE)}	Address hold time after FSMC_NOE high	0.1	-	ns
t _{v(BL_NE)}	FSMC_NEx low to FSMC_BL valid	-	0	ns
t _{h(BL_NOE)}	FSMC_BL hold time after FSMC_NOE high	0	-	ns
t _{su(Data_NE)}	Data to FSMC_NEx high setup time	2t _{HCLK} + 25	-	ns
t _{su(Data_NOE)}	Data to FSMC_NOEx high setup time	2t _{HCLK} + 25	-	ns
t _{h(Data_NOE)}	Data hold time after FSMC_NOE high	0	-	ns

Note:



Symbol	Parameter	Min	Max	Unit
t _{h(A_NOE)}	Address hold time after FSMC_NOE high	t _{HCLK}	-	ns
t _{h(BL_NOE)}	FSMC_BL hold time after FSMC_NOE high	0	-	ns
t _{v(BL_NE)}	FSMC_NEx low to FSMC_BL valid	-	0	ns
t _{su(Data_NE)}	Data to FSMC_NEx high setup time	2t _{HCLK} + 24	-	ns
t _{su(Data_NOE)}	Data to FSMC_NOE high setup time	2t _{HCLK} + 25	-	ns
t _{h(Data_NE)}	Data hold time after FSMC_NEx high	0	-	ns
t _{h(Data_NOE)}	Data hold time after FSMC_NOE high	0	-	ns

Table 33. Asynchronous multiplexed NOR/PSRAM read timings⁽¹⁾⁽²⁾ (continued)

1. C_L = 15 pF.

2. Guaranteed by characterization results, not tested in production.





Figure 35. NAND controller waveforms for read access

Figure 36. NAND controller waveforms for write access



Figure 37. NAND controller waveforms for common memory read access







Figure 38. NAND controller waveforms for common memory write access

Symbol	Parameter	Min	Max	Unit
t _{d(D-NWE)} ⁽²⁾	FSMC_D[15:0] valid before FSMC_NWE high	5t _{HCLK} + 12	-	ns
t _{w(NOE)} ⁽²⁾	FSMC_NOE low width	4t _{HCLK} – 1.5	4t _{HCLK} + 1.5	ns
t _{su(D-NOE)} (2)	FSMC_D[15:0] valid data before FSMC_NOE high	25	-	ns
t _{h(NOE-D)} ⁽²⁾	FSMC_D[15:0] valid data after FSMC_NOE high	7	-	ns
t _{w(NWE)} ⁽²⁾	FSMC_NWE low width	4t _{HCLK} – 1	4t _{HCLK} + 2.5	ns
t _{v(NWE-D)} ⁽²⁾	FSMC_NWE low to FSMC_D[15:0] valid	-	0	ns
t _{h(NWE-D)} ⁽²⁾	FSMC_NWE high to FSMC_D[15:0] invalid	2t _{HCLK} + 4ns	-	ns
$t_{d(ALE-NWE)}^{(3)}$	FSMC_ALE valid before FSMC_NWE low	-	3t _{HCLK} + 1.5	ns
$t_{h(NWE-ALE)}^{(3)}$	FSMC_NWE high to FSMC_ALE invalid	3t _{HCLK} + 4.5	-	ns
t _{d(ALE-NOE)} ⁽³⁾	FSMC_ALE valid before FSMC_NOE low	-	3t _{HCLK} + 2	ns
t _{h(NOE-ALE)} ⁽³⁾	FSMC_NWE high to FSMC_ALE invalid	3t _{HCLK} + 4.5	-	ns

1. C_L = 15 pF.

2. Guaranteed by characterization results, not tested in production.

3. Guaranteed by design, not tested in production.

5.3.11 EMC characteristics

Susceptibility tests are performed on a sample basis during device characterization.



Symbol	Parameter	Standar I ² C ⁽	d mode 1)(2)	Fast mode	Unit	
		Min	Мах	Min	Max	
t _{w(SCLL)}	SCL clock low time	4.7	-	1.3	-	
t _{w(SCLH)}	SCL clock high time	4.0	-	0.6	-	μο
t _{su(SDA)}	SDA setup time	250	-	100	-	
t _{h(SDA)}	SDA data hold time	-	3450 ⁽³⁾	-	900 ⁽³⁾	
t _{r(SDA)} t _{r(SCL)}	SDA and SCL rise time	-	1000	-	300	ns
t _{f(SDA)} SDA and SCL fall time		-	300	-	300	
t _{h(STA)}	Start condition hold time	4.0	-	0.6	-	
t _{su(STA)}	t _{su(STA)} Repeated Start condition setup time		-	0.6	-	μs
t _{su(STO)}	Stop condition setup time	4.0	-	0.6	-	μs
t _{w(STO:STA)}	w(STO:STA) Stop to Start condition time (bus free)		-	1.3	-	μs
Cb	C _b Capacitive load for each bus line		400	-	400	pF
t _{SP}	Pulse width of the spikes that are suppressed by the analog filter for standard and fast mode		50 ⁽⁴⁾	0	50 ⁽⁴⁾	μs

Table 51. I²C characteristics

1. Guaranteed by design, not tested in production.

f_{PCLK1} must be at least 2 MHz to achieve standard mode I²C frequencies. It must be at least 4 MHz to achieve the fast mode I²C frequencies and it must be a multiple of 10 MHz in order to reach the I2C fast mode maximum clock speed of 400 kHz.

3. The maximum data hold time has only to be met if the interface does not stretch the low period of SCL signal.

4. The minimum width of the spikes filtered by the analog filter is above $t_{SP}(max)$.





Figure 50. Typical connection diagram using the ADC

1. Refer to Table 55 for the values of R_{AIN} , R_{ADC} and C_{ADC} .

 C_{parasitic} represents the capacitance of the PCB (dependent on soldering and PCB layout quality) plus the pad capacitance (roughly 7 pF). A high C_{parasitic} value will downgrade conversion accuracy. To remedy this, f_{ADC} should be reduced.

General PCB design guidelines

Power supply decoupling should be performed as shown in *Figure 51* or *Figure 52*, depending on whether V_{REF+} is connected to V_{DDA} or not. The 10 nF capacitors should be ceramic (good quality). They should be placed them as close as possible to the chip.





1. V_{REF^+} and V_{REF^-} inputs are available only on 100-pin packages.



Symbol	Parameter	Min	Тур	Max ⁽¹⁾	Unit	Comments
I _{DDVREF+} DAC DC current consumption in quiescent mode (Standby mode)		-	-	220	μA	With no load, worst code (0xF1C) at V_{REF+} = 3.6 V in terms of DC consumption on the inputs.
		-	-	380	μA	With no load, middle code (0x800) on the inputs.
I _{DDA}	in quiescent mode ⁽³⁾	-	-	480	μA	With no load, worst code (0xF1C) at V_{REF+} = 3.6 V in terms of DC consumption on the inputs.
DNL ⁽¹⁾	Differential non linearity	-	-	±0.5	LSB	Given for the DAC in 10-bit configuration.
	consecutive code-1LSB)	-	-	±2	LSB	Given for the DAC in 12-bit configuration.
	Integral non linearity (difference between measured value at	-	-	±1	LSB	Given for the DAC in 10-bit configuration.
INL	on a line drawn between Code 0 and last Code 1023)	-	-	±4	LSB	Given for the DAC in 12-bit configuration.
	Offset error (difference between measured value at Code (0x800) and the ideal value = V _{REF+} /2)	-	-	±10	mV	
Offset ⁽¹⁾		-	-	±3	LSB	Given for the DAC in 10-bit at V _{REF+} = 3.6 V.
		-	-	±12	LSB	Given for the DAC in 12-bit at V _{REF+} = 3.6 V.
Gain error ⁽¹⁾	Gain error	-	-	±0.5	%	Given for the DAC in 12bit configuration.
tsettlingv	ETTLING ^V Settling time (full scale: for a 10-bit input code transition between the lowest and the highest input codes when DAC_OUT reaches final value ±1LSB		3	4	μs	$C_{LOAD} \le 50 \text{ pF}, \text{ R}_{LOAD} \ge 5 \text{ k}\Omega$
Update rate ⁽¹⁾ Max frequency for a correct DAC_OUT change when small variation in the input code (from code i to i+1LSB)		-	-	1	MS/s	$C_{LOAD} \le 50 \text{ pF}, \text{ R}_{LOAD} \ge 5 \text{ k}\Omega$
t _{WAKEUP} ⁽¹⁾ Wakeup time from off state (Setting the ENx bit in the DAC Control register)		-	6.5	10	μs	$C_{LOAD} \le 50 \text{ pF}, R_{LOAD} \ge 5 \text{ k}\Omega$ input code between lowest and highest possible ones.
PSRR+ ⁽²⁾ Power supply rejection ratio (to V _{DDA}) (static DC measurement		-	-67	-40	dB	No R _{LOAD} , C _{LOAD} = 50 pF

Table 59. DAC characteristics (continued)

1. Guaranteed by characterization results, not tested in production.

2. Guaranteed by design, not tested in production.

3. Quiescent mode refers to the state of the DAC when a steady value is kept on the output so that no dynamic consumption is involved.



Device marking for LQFP100

The following figure gives an example of topside marking and pin 1 position identifier location.





 Parts marked as "ES", "E" or accompanied by an Engineering Sample notification letter, are not yet qualified and therefore not yet ready to be used in production and any consequences deriving from such usage will not be at ST charge. In no event, ST will be liable for any customer usage of these engineering samples in production. ST Quality has to be contacted prior to any decision to use these Engineering samples to run qualification activity.



6.3 LQFP64 information



Figure 60. LQFP64 – 10 x 10 mm, 64 pin low-profile quad flat package outline

1. Drawing is not to scale.

Table 63. LQFP64 – 10 x 10 mm	, 64 pin low-	profile quad flat	package r	nechanical data
-------------------------------	---------------	-------------------	-----------	-----------------

Symbol	millimeters			inches ⁽¹⁾			
Symbol	Min	Тур	Мах	Min	Тур	Мах	
А	-	-	1.600	-	-	0.0630	
A1	0.050	-	0.150	0.0020	-	0.0059	
A2	1.350	1.400	1.450	0.0531	0.0551	0.0571	
b	0.170	0.220	0.270	0.0067	0.0087	0.0106	
С	0.090	-	0.200	0.0035	-	0.0079	
D	-	12.000	-	-	0.4724	-	
D1	-	10.000	-	-	0.3937	-	
D3	-	7.500	-	-	0.2953	-	
E	-	12.000	-	-	0.4724	-	
E1	-	10.000	-	-	0.3937	-	
E3	-	7.500	-	-	0.2953	-	



	Symbol	millimeters				inches ⁽¹⁾	
	Symbol	Min	Тур	Мах	Min	Тур	Мах
	е	-	0.500	-	-	0.0197	-
	θ	0°	3.5°	7°	0°	3.5°	7°
	L	0.450	0.600	0.750	0.0177	0.0236	0.0295
	L1	-	1.000	-	-	0.0394	-
	CCC	-	-	0.080	-	-	0.0031

Table 63. LQFP64 – 10 x 10 mm, 64 pin low-profile quad flat package mechanical data (continued)

1. Values in inches are converted from mm and rounded to 4 decimal digits.



Figure 61. Recommended footprint

1. Dimensions are in millimeters.



Date	Revision	Changes
19-Apr-2011	8	Updated footnotes below Table 7: Voltage characteristics on page 38 and Table 8: Current characteristics on page 39 Updated tw min in Table 21: High-speed external user clock characteristics on page 51 Updated startup time in Table 24: LSE oscillator characteristics (f_{LSE} = 32.768 kHz) on page 55 Updated Table 31: Asynchronous non-multiplexed SRAM/PSRAM/NOR read timings on page 60 Updated FSMC sync data latency in Figure 25 thru Figure 28 Updated Figure 38: NAND controller waveforms for common memory write access and Table 40: Switching characteristics for NAND Flash read and write cycles on page 78 Updated Figure 44: Recommended NRST pin protection Added Section 5.3.13: I/O current injection characteristics Updated note 2 in Table 51: I ² C characteristics on page 90 Updated Figure 45: I ² C bus AC waveforms and measurement circuit ⁽¹⁾
15-May-2015	9	Added OSC_IN/OSC_OUT remap functions and updated PD0/PD1 in Table 5: STM32F101xC/STM32F101xD/STM32F101xE pin definitions. Modified Section 2.3.21: GPIOs (general-purpose inputs/outputs) on page 20. Updated notes related to parameters not tested in production in the whole document. Updated Table 20: Peripheral current consumption on page 50. Updated CDM standard and values in Section : Electrostatic discharge (ESD). Modified Section : Output driving current on page 84. Updated Figure 43: I/O AC characteristics definition. Updated conditions related to Section : I ² C interface characteristics. Modified Table 51: I ² C characteristics on page 90, updated Figure 45: I ² C bus AC waveforms and measurement circuit ⁽¹⁾ and V _{DD} /V _{DD_12C} conditions in Table 52: SCL frequency (f _{PCLK1} = 36 MHz, V _{DD} = V _{DD_12C} = 3.3 V) on page 91. Modified Figure 48: SPI timing diagram - master mode ⁽¹⁾ on page 95. Modified note 3 in Table 58: ADC accuracy on page 98. Updated I _{DDA} definition in Table 59: DAC characteristics on page 100 and removed comment related to the offset parameter for ±10 mV. Corrected "CLKL-NOEL" in Section 5.3.10: FSMC characteristics on page 59. Updated Section 6.1: LQFP144 package information on page 103 and added Section : Device marking for LQFP144 on page 106. Updated Section 6.2: LQFP100 package information on page 107 and added Section : Device marking for LQFP100 on page 110.

Table 66. Document revision history (continued)

