E·XFL

NXP USA Inc. - MSC7118VM1200 Datasheet



Welcome to E-XFL.COM

Understanding <u>Embedded - DSP (Digital</u> <u>Signal Processors)</u>

Embedded - DSP (Digital Signal Processors) are specialized microprocessors designed to perform complex mathematical computations on digital signals in real-time. Unlike general-purpose processors, DSPs are optimized for high-speed numeric processing tasks, making them ideal for applications that require efficient and precise manipulation of digital data. These processors are fundamental in converting and processing signals in various forms, including audio, video, and communication signals, ensuring that data is accurately interpreted and utilized in embedded systems.

Applications of <u>Embedded - DSP (Digital</u> <u>Signal Processors)</u>

Details

Product Status	Obsolete
Туре	Fixed Point
Interface	Host Interface, I ² C, UART
Clock Rate	300MHz
Non-Volatile Memory	ROM (8kB)
On-Chip RAM	464kB
Voltage - I/O	3.30V
Voltage - Core	1.20V
Operating Temperature	-40°C ~ 105°C (TJ)
Mounting Type	Surface Mount
Package / Case	400-LFBGA
Supplier Device Package	400-LFBGA (17x17)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/msc7118vm1200

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong





Figure 1. MSC7118 Block Diagram

NP

ssignments

1 Pin Assignments

This section includes diagrams of the MSC7118 package ball grid array layouts and pinout allocation tables.

1.1 MAP-BGA Ball Layout Diagrams

Top and bottom views of the MAP-BGA package are shown in Figure 2 and Figure 3 with their ball location index numbers.







1.2 Signal List By Ball Location

 Table 1 lists the signals sorted by ball number and configuration.

|--|

	Signal Names						
Number	Software Controlled				Hardware Controlled		
	End of Reset	GPI Enabled (Default)	Interrupt Enabled	GPO Enabled	Primary	Alternate	
A1			GI	ND			
A2			GI	ND			
A3			DC	2M1			
A4			DG)S2			
A5			C	к			
A6			C	ĸ			
A7		GPIC7		GPOC7	HC	015	
A8		GPIC4		GPOC4	HC	012	
A9		GPIC2		GPOC2	HC	010	
A10		rese	rved		Н	D7	
A11		rese	rved		Н	D6	
A12	reserved HD4					D4	
A13	reserved HD1				D1		
A14	reserved HD0					D0	
A15	GND						
A16	BM3 GPID8 GPOD8			GPOD8	rese	erved	
A17			Ν	C			
A18			N	C			
A19			Ν	C			
A20			Ν	C			
B1			VD	DM			
B2			Ν	C			
B3			C	S0			
B4	DQM2						
B5			DC	2S3			
B6	DQS0						
B7			CI	KE			
B8			W	/E			
B9	GPIC6 GPOC6 HD14				014		
B10		GPIC3		GPOC3	HC	011	
B11		GPIC0		GPOC0	Н	D8	
B12		rese	erved		Н	D5	
B13		rese	rved		Н	D2	



	Signal Names								
Number		s	Software Controlle	ed	Hardware	Controlled			
	End of Reset	GPI Enabled (Default)	Interrupt Enabled	GPO Enabled	Primary	Alternate			
B14			١	IC					
B15	BM2	GF	7DI	GPOD7	rese	erved			
B16		·	١	1C					
B17			١	IC					
B18			١	1C					
B19			١	1C					
B20			١	1C					
C1			D	24					
C2			D	30					
C3			D	25					
C4			C	S1					
C5			DC	QM3					
C6			DC	QMO					
C7		DQS1							
C8			R	AS					
C9		CAS							
C10		GPIC5 GPOC5 HD13							
C11	GPIC1 GPOC1 HD9								
C12		rese	erved		н	ID3			
C13			١	1C					
C14			١	1C					
C15			١	1C					
C16			١	1C					
C17			١	1C					
C18		NC							
C19		NC							
C20		NC							
D1		V _{DDM}							
D2		D28							
D3		D27							
D4			G	ND					
D5			V	DDM					
D6			V	DDM					
D7			V	DDM					
D8			V	DDM					
D9		V _{DDM}							

Table 1. MSC7118 Signals by Ball Designator (continued)



	Signal Names							
Number		S	Software Controlled			Controlled		
Humber	End of Reset	GPI Enabled (Default)	Interrupt Enabled	GPO Enabled	Primary	Alternate		
D10			V	DM				
D11			V _D	DIO				
D12			V _D	DIO				
D13			V _D	DIO				
D14			V _D	DIO				
D15			V _D	DIO				
D16			V _D	DIO				
D17			V	DC				
D18			Ν	C				
D19			Ν	C				
D20			Ν	C				
E1			G	ND				
E2			D	26				
E3			D	31				
E4		V _{DDM}						
E5		V _{DDM}						
E6			V	DC				
E7		V _{DDC}						
E8			V	DC				
E9			V	DC				
E10			V _C	DM				
E11		V _{DDIO}						
E12			VD	DIO				
E13			VD	DIO				
E14			VD	DIO				
E15			VD	DIO				
E16		V _{DDC}						
E17		V _{DDC}						
E18			Ν	C				
E19		NC						
E20			N	C				
F1			V	DM				
F2			D	15				
F3			D	29				
F4			V	DC				
F5			V	DC				

Table 1. MSC7118 Signals by Ball Designator (continued)



	Signal Names						
Number		S	Software Controlle	d	Hardware	Controlled	
	End of Reset	GPI Enabled (Default)	Interrupt Enabled	GPO Enabled	Primary	Alternate	
H2			D	12			
H3			D	11			
H4			VD	DM			
H5			VD	DM			
H6			GI	ND			
H7			GI	ND			
H8			GI	ND			
H9			GI	ND			
H10			GI	ND			
H11			GI	ND			
H12			GI	ND			
H13			GI	ND			
H14			GI	ND			
H15			V _D	DIO			
H16			V _D	DIO			
H17	V _{DDC}						
H18			N	С			
H19	reserved HA2						
H20		rese	erved		H	A1	
J1			D	10			
J2			VD	DM			
J3			D	9			
J4			V _D	DM			
J5			VD	DM			
J6			VD	DM			
J7			GI	ND			
J8			GI	ND			
J9			GI	ND			
J10	GND						
J11			GI	ND			
J12			GI	ND			
J13			GI	ND			
J14			GI	ND			
J15			GI	ND			
J16			V _D	DIO			
J17			VD	DC			

Table 1. MSC7118 Signals by Ball Designator (continued)



	Signal Names							
Number		s	ed	Hardware	Controlled			
	End of Reset	GPI Enabled (Default)	Interrupt Enabled	GPO Enabled	Primary	Alternate		
L14			V _D	DIO				
L15			V _C	DIO				
L16			V _C	DIO				
L17			V	DDC				
L18		GPIB11		GPOB11	HCS2	/HCS2		
L19		rese	erved		HCS1	/HCS1		
L20		rese	erved		HRW or	HRD/HRD		
M1			C)2				
M2			V	DDM				
M3			C	05				
M4			V	DDM				
M5			V	DDM				
M6			G	ND				
M7			G	ND				
M8		GND						
M9		GND						
M10			G	ND				
M11			G	ND				
M12			G	ND				
M13			G	ND				
M14			G	ND				
M15			G	ND				
M16			V	DDC				
M17			V	DDC				
M18	GPI	A14	IRQ15	GPOA14	S	DA		
M19	GPI	A12	IRQ3	GPOA12	TU	TXD		
M20	GPI	A13	IRQ2	GPOA13	UF	RXD		
N1			Ē)4				
N2	D6							
N3	V _{REF}							
N4			V	DDM				
N5			V	DDM				
N6			V	DDM				
N7			G	ND				
N8			G	ND				
N9			G	ND				

Table 1. MSC7118 Signals by Ball Designator (continued)



		Signal Names						
Number		s	Software Controlle	ed	Hardware	Controlled		
	End of Reset	GPI Enabled (Default)	Interrupt Enabled	GPO Enabled	Primary	Alternate		
N10			G	ND				
N11			G	ND				
N12			G	ND				
N13			G	ND				
N14			G	ND				
N15			V	DDIO				
N16			V	DDC				
N17			V	DDC				
N18			CL	.KIN				
N19	GP	IA15	IRQ14	GPOA15	S	SCL		
N20			V _S	SPLL				
P1			[07				
P2			D	017				
P3			C	016				
P4			V	DDM				
P5		V _{DDM}						
P6			V	DDM				
P7			G	ND				
P8			G	ND				
P9			G	ND				
P10			G	ND				
P11		GND						
P12			G	ND				
P13			G	ND				
P14			G	ND				
P15		V _{DIO}						
P16			V	DDIO				
P17	V _{DDC}							
P18	PORESET							
P19	TPSEL							
P20	V _{DDPLL}							
R1	GND							
R2			D	19				
R3			D	18				
R4			V	DDM				
R5			V	DDM				

Table 1. MSC7118 Signals by Ball Designator (continued)



	Signal Names						
Number	er Software Controlled Hardwa		Hardware	Controlled			
	End of Reset	GPI Enabled (Default)	Interrupt Enabled	GPO Enabled	Primary	Alternate	
R6			VD	DM			
R7			GI	ND			
R8			VD	DM			
R9			GI	ND			
R10			VD	DM			
R11			GI	ND			
R12			GI	ND			
R13			V _D	DIO			
R14			GI	ND			
R15			V _D	DIO			
R16			V _D	DIO			
R17			V _C	DC			
R18			т	00			
R19		rese	erved		EE0/D	BREQ	
R20		TESTO					
T1	V _{DDM}						
T2			D	20			
Т3			D	22			
T4			VD	DM			
T5			VD	DM			
Т6			V _C	DC			
T7			V _D	DM			
Т8			V _D	DM			
Т9			V _D	DC			
T10			V _D	DM			
T11			VD	DM			
T12			V _D	DIO			
T13			V _D	DIO			
T14			V _D	DIO			
T15			V _D	DIO			
T16			V _D	DC			
T17			V _D	DC			
T18		rese	erved		M	DIO	
T19			ТМ	ЛS			
T20			HRE	SET			
U1			GI	ND			

Table 1. MSC7118 Signals by Ball Designator (continued)



rical Characteristics

2.5.4 DDR DRAM Controller Timing

This section provides the AC electrical characteristics for the DDR DRAM interface.

2.5.4.1 DDR DRAM Input AC Timing Specifications

Table 17 provides the input AC timing specifications for the DDR DRAM interface.

Table 17. DDR DRAM Input AC Timing

No.	Parameter	Symbol	Min	Max	Unit	
	AC input low voltage	V _{IL}	_	V _{REF} – 0.31	V	
_	AC input high voltage	V _{IH}	V _{REF} + 0.31	V _{DDM} + 0.3	V	
201	Maximum Dn input setup skew relative to DQSn input	—	—	900	ps	
202	2 Maximum Dn input hold skew relative to DQSn input — — 900					
Notes:	 s: 1. Maximum possible skew between a data strobe (DQSn) and any corresponding bit of data (D[8n + {07}] if 0 ≤ n ≤ 7). 2. See Table 18 for t_{CK} value. 3. Dn should be driven at the same time as DQSn. This is necessary because the DQSn centering on the DQn data tenure is done internally. 					



Figure 5. DDR DRAM Input Timing Diagram

2.5.4.2 DDR DRAM Output AC Timing Specifications

 Table 18 and Table 19 list the output AC timing specifications and measurement conditions for the DDR DRAM interface.

No.	Parameter	Symbol	Min	Мах	Unit
200	CK cycle time, (CK/CK crossing) ¹ • 100 MHz (DDR200) • 150 MHz (DDR300)	^t ск	10 6.67		ns ns
204	An/RAS/CAS/WE/CKE output setup with respect to CK	^t DDKHAS	$0.5 imes t_{CK} - 1000$	_	ps
205	An/RAS/CAS/WE/CKE output hold with respect to CK	^t DDKHAX	$0.5 imes t_{CK} - 1000$	_	ps
206	CSn output setup with respect to CK	t _{DDKHCS}	$0.5 imes t_{CK} - 1000$	_	ps
207	CSn output hold with respect to CK	t _{DDKHCX}	$0.5 imes t_{CK} - 1000$	_	ps
208	CK to DQSn ²	t _{DDKHMH}	-600	600	ps



2.5.6 HDI16 Signals

Table 21. Host Interface	(HDI16)	Timing ^{1, 2}
--------------------------	---------	------------------------

No.	Characteristics ³	Expression	Value	Unit	
40	Host Interface Clock period	T _{CORE}	Note 1	ns	
44a	Read data strobe minimum assertion width ⁴ HACK read minimum assertion width	2.0 × T _{CORE} + 9.0	ns		
44b	Read data strobe minimum deassertion width ⁴ HACK read minimum deassertion width	$1.5 \times T_{CORE}$	Note 11	ns	
44c	Read data strobe minimum deassertion width ⁴ after "Last Data Register" reads ^{5,6} , or between two consecutive CVR, ICR, or ISR reads ⁷ HACK minimum deassertion width after "Last Data Register" reads ^{5,6}	2.5 × T _{CORE}	Note 11	ns	
45	Write data strobe minimum assertion width ⁸ HACK write minimum assertion width	$1.5 \times T_{CORE}$	Note 11	ns	
46	Write data strobe minimum deassertion width ⁸ HACK write minimum deassertion width after ICR, CVR and Data Register writes ⁵	2.5 × T _{CORE}	Note 11	ns	
47	Host data input minimum setup time before write data strobe deassertion ⁸ Host data input minimum setup time before HACK write deassertion	_	2.5	ns	
48	Host data input minimum hold time after write data strobe deassertion ⁸ Host data input minimum hold time after HACK write deassertion	_	2.5	ns	
49	Read data strobe minimum assertion to output data active from high impedance ⁴		10		
50	Read data strobe maximum assertion to output data active from high impedance		1.0	ns	
	HACK read maximum assertion to output data valid	(2.0 × T _{CORE}) + 8.0	Note 11	ns	
51	Read data strobe maximum deassertion to output data high impedance HACK read maximum deassertion to output data high impedance	_	9.0	ns	
52	Output data minimum hold time after read data strobe deassertion ⁴				
	Output data minimum hold time after HACK read deassertion	—	1.0	ns	
53	HCS[1–2] minimum assertion to read data strobe assertion ⁴	—	0.5	ns	
54	HCS[1–2] minimum assertion to write data strobe assertion ^o	_	0.0	ns	
55	HCS[1–2] maximum assertion to output data valid	$(2.0 \times T_{CORE}) + 6.0$	Note 11	ns	
56	HCS[1–2] minimum hold time after data strobe deassertion ⁹	—	0.5	ns	
57	HA[0–2], HRW minimum setup time before data strobe assertion ⁹	—	5.0	ns	
58	HA[0–2], HRW minimum hold time after data strobe deassertion ⁹	—	5.0	ns	
61	Maximum delay from read data strobe deassertion to host request deassertion for "Last Data Register" read ^{4, 5, 10}	$(3.0 \times T_{CORE}) + 6.0$	Note 11	ns	
62	Maximum delay from write data strobe deassertion to host request deassertion for "Last Data Register" write ^{5,8,10}	(3.0 × T _{CORE}) + 6.0	Note 11	ns	
63	Minimum delay from DMA HACK (OAD=0) or Read/Write data strobe(OAD=1) deassertion to HREQ assertion.	(2.0 × T _{CORE}) + 1.0	Note 11	ns	
64	Maximum delay from DMA HACK (OAD=0) or Read/Write data	(E 0 × T) + 6 0	Note 11	20	
Notoci	strobe(OAD=1) assertion to HREQ deassertion	$(5.0 \times 1_{CORE}) + 6.0$	Note 11	ns	
Notes.	 In the timing diagrams below, the controls pins are drawn as active low. The pin polarity is programmable. V_{DD} = 3.3 V ± 0.15 V; T_J = -40°C to +105 °C, C_L = 30 pF for maximum delay timings and C_L = 0 pF for minimum delay timings. The read data strobe is HRD/HRD in the dual data strobe mode and HDS/HDS in the single data strobe mode. For 64-bit transfers, the "last data register" is the register at address 0x7, which is the last location to be read or written in data transfers. This is RX0/TX0 in the little endian mode (HBE = 0), or RX3/TX3 in the big endian mode (HBE = 1). 				
	 Inis timing is applicable only if a read from the "last data register" is followed by a read from the RX[0–3] registers without first polling RXDF or HREQ bits, or waiting for the assertion of the HREQ/HREQ signal. 				

7. This timing is applicable only if two consecutive reads from one of these registers are executed.

8. The write data strobe is HWR in the dual data strobe mode and HDS in the single data strobe mode.

9. The data strobe is host read (HRD/HRD) or host write (HWR/HWR) in the dual data strobe mode and host data strobe (HDS/HDS) in the single data strobe mode.

10. The host request is HREQ/HREQ in the single host request mode and HRRQ/HRRQ and HTRQ/HTRQ in the double host request mode. HRRQ/HRRQ is deasserted only when HOTX fifo is empty, HTRQ/HTRQ is deasserted only if HORX fifo is full

11. Compute the value using the expression.

12. The read and write data strobe minimum deassertion width for non-"last data register" accesses in single and dual data strobe modes is based on timings 57 and 58.



2.5.10 Event Timing

Number			Characteristics	Туре	Min	
67 EVNT as input		EVNT as input	Asynchronous	1.5 imes APBCLK periods		
68 EVNT as output Synchronous to core clo		Synchronous to core clock	1 APBCLK period			
Notes:	1.	1. Refer to Table 23 for a definition of the APBCLK period.				
	2.	 Direction of the EVNT signal is configured through the GPIO and Event port registers. 				
	3. Refer to the signal chapter in the MSC711x Reference Manual for details on EVNT pin functionality.					

Figure 20 shows the signal behavior of the EVNT pins.



Figure 20. EVNT Pin Timing

2.5.11 GPIO Timing

Table 26. GPIO Signal Timing^{1,2,3}

Number	Characteristics	Туре	Min	
601 GPI ^{4.5}		Asynchronous	$1.5 \times APBCLK$ periods	
602	GPO ⁵	Synchronous to core clock	1 APBCLK period	
603	Port A edge-sensitive interrupt	Asynchronous	$1.5 \times APBCLK$ periods	
604 Port A level-sensitive interrupt Asynch		Asynchronous	3 × APBCLK periods ⁶	
 Notes: 1. Refer to Table 23 for a definition of the APBCLK period. 2. Direction of the GPIO signal is configured through the GPIO port registers. 3. Refer to Section 1.5 for details on GPIO pin functionality. 4. GPI data is synchronized to the APBCLK internally and the minimum listed is the capability of the hardware to capture data into a register when the GPADR is read. The specification is not tested due to the asynchronous nature of the input and dependence on the state of the DSP core. It is guaranteed by design. 5. The output signals cannot toggle faster than 75 MHz. 6. Level-sensitive interrupts should be held low until the system determines (via the service routine) that the interrupt is 				

Figure 21 shows the signal behavior of the GPI/GPO pins.





NP .

ware Design Considerations

3.2 **Power Supply Design Considerations**

This section outlines the MSC7118 power considerations: power supply, power sequencing, power planes, decoupling, power supply filtering, and power consumption. It also presents a recommended power supply design and options for low-power consumption. For information on AC/DC electrical specifications and thermal characteristics, refer to **Section 2**.

3.2.1 Power Supply

The MSC7118 requires four input voltages, as shown in Table 28.

Voltage	Symbol	Value
Core	V _{DDC}	1.2 V
Memory	V _{DDM}	2.5 V
Reference	V _{REF}	1.25 V
I/O	V _{DDIO}	3.3 V

Table 28. MSC7118 Voltages

You should supply the MSC7118 core voltage via a variable switching supply or regulator to allow for compatibility with possible core voltage changes on future silicon revisions. The core voltage is supplied with 1.2 V (+5% and -10%) across V_{DDC} and GND and the I/O section is supplied with 3.3 V (\pm 10%) across V_{DDIO} and GND. The memory and reference voltages supply the DDR memory controller block. The memory voltage is supplied with 2.5 V across V_{DDM} and GND. The reference voltage is supplied across V_{REF} and GND and must be between 0.49 × V_{DDM} and 0.51 × V_{DDM}. Refer to the JEDEC standard JESD8 (*Stub Series Terminated Logic for 2.5 Volts* (STTL_2)) for memory voltage supply requirements.

3.2.2 Power Sequencing

One consequence of multiple power supplies is that the voltage rails ramp up at different rates when power is initially applied. The rates depend on the power supply, the type of load on each power supply, and the way different voltages are derived. It is extremely important to observe the power up and power down sequences at the board level to avoid latch-up, forward biasing of ESD devices, and excessive currents, which all lead to severe device damage.

Note: There are five possible power-up/power-down sequence cases. The first four cases listed in the following sections are recommended for new designs. The fifth case is not recommended for new designs and must be carefully evaluated for current spike risks based on actual information for the specific application.



3.2.2.1 Case 1

The power-up sequence is as follows:

- 1. Turn on the V_{DDIO} (3.3 V) supply first.
- 2. Turn on the V_{DDC} (1.2 V) supply second.
- 3. Turn on the V_{DDM} (2.5 V) supply third.
- 4. Turn on the V_{REF} (1.25 V) supply fourth (last).

The power-down sequence is as follows:

- 1. Turn off the V_{REF} (1.25 V) supply first.
- 2. Turn off the V_{DDM} (2.5 V) supply second.
- 3. Turn off the V_{DDC} (1.2 V) supply third.
- 4. Turn of the V_{DDIO} (3.3 V) supply fourth (last).

Use the following guidelines:

- Make sure that the time interval between the ramp-down of V_{DDIO} and V_{DDC} is less than 10 ms.
- Make sure that the time interval between the ramp-up or ramp-down for V_{DDC} and V_{DDM} is less than 10 ms for power-up and power-down.
- Refer to **Figure 26** for relative timing for power sequencing case 1.



Time Figure 26. Voltage Sequencing Case 1



ware Design Considerations

3.2.2.2 Case 2

The power-up sequence is as follows:

- 1. Turn on the V_{DDIO} (3.3 V) supply first.
- 2. Turn on the V_{DDC} (1.2 V) and V_{DDM} (2.5 V) supplies simultaneously (second).
- 3. Turn on the V_{REF} (1.25 V) supply last (third).

Note: Make sure that the time interval between the ramp-up of V_{DDIO} and V_{DDC}/V_{DDM} is less than 10 ms.

The power-down sequence is as follows:

- 1. Turn off the V_{REF} (1.25 V) supply first.
- 2. Turn off the V_{DDM} (2.5 V) supply second.
- 3. Turn off the V_{DDC} (1.2 V) supply third.
- 4. Turn of the V_{DDIO} (3.3 V) supply fourth (last).

Use the following guidelines:

- Make sure that the time interval between the ramp-down for V_{DDIO} and V_{DDC} is less than 10 ms.
- Make sure that the time interval between the ramp-up or ramp-down for V_{DDC} and V_{DDM} is less than 10 ms for power-up and power-down.
- Refer to Figure 27 for relative timing for Case 2.



Figure 27. Voltage Sequencing Case 2

3.2.2.5 Case 5 (not recommended for new designs)

The power-up sequence is as follows:

- 1. Turn on the V_{DDIO} (3.3 V) supply first.
- 2. Turn on the V_{DDM} (2.5 V) supply second.
- 3. Turn on the V_{DDC} (1.2 V) supply third.
- 4. Turn on the V_{REF} (1.25 V) supply fourth (last).

Note: Make sure that the time interval between the ramp-up of V_{DDIO} and V_{DDM} is less than 10 ms.

The power-down sequence is as follows:

- 1. Turn off the V_{REF} (1.25 V) supply first.
- 2. Turn off the V_{DDC} (1.2 V) supply second.
- 3. Turn off the V_{DDM} (2.5 V) supply third.
- 4. Turn of the V_{DDIO} (3.3 V) supply fourth (last).

Use the following guidelines:

- Make sure that the time interval between the ramp-down of V_{DDIO} and V_{DDM} is less than 10 ms.
- Make sure that the time interval between the ramp-up or ramp-down for V_{DDC} and V_{DDM} is less than 2 ms for power-up and power-down.
- Refer to **Figure 30** for relative timing for power sequencing case 5.



Figure 30. Voltage Sequencing Case 5

Note: Cases 1, 2, 3, and 4 are recommended for system design. Designs that use Case 5 may have large current spikes on the V_{DDM} supply at startup and is not recommended for most designs. If a design uses case 5, it must accommodate the potential current spikes. Verify risks related to current spikes using actual information for the specific application.

ware Design Considerations

3.2.3 Power Planes

Each power supply pin (V_{DDC} , V_{DDM} , and V_{DDIO}) should have a low-impedance path to the board power supply. Each GND pin should be provided with a low-impedance path to ground. The power supply pins drive distinct groups of logic on the device. The MSC7118 V_{DDC} power supply pins should be bypassed to ground using decoupling capacitors. The capacitor leads and associated printed circuit traces connecting to device power pins and GND should be kept to less than half an inch per capacitor lead. A minimum four-layer board that employs two inner layers as power and GND planes is recommended. See Section 3.5 for DDR Controller power guidelines.

3.2.4 Decoupling

Both the I/O voltage and core voltage should be decoupled for switching noise. For I/O decoupling, use standard capacitor values of 0.01 μ F for every two to three voltage pins. For core voltage decoupling, use two levels of decoupling. The first level should consist of a 0.01 μ F high frequency capacitor with low effective series resistance (ESR) and effective series inductance (ESL) for every two to three voltage pins. The second decoupling level should consist of two bulk/tantalum decoupling capacitors, one 10 μ F and one 47 μ F, (with low ESR and ESL) mounted as closely as possible to the MSC7118 voltage pins. Additionally, the maximum drop between the power supply and the DSP device should be 15 mV at 1 A.

3.2.5 PLL Power Supply Filtering

The MSC7118 V_{DDPLL} power signal provides power to the clock generation PLL. To ensure stability of the internal clock, the power supplied to this pin should be filtered with capacitors that have low and high frequency filtering characteristics. V_{DDPLL} can be connected to V_{DDC} through a 2 Ω resistor. V_{SSPLL} can be tied directly to the GND plane. A circuit similar to the one shown in **Figure 31** is recommended. The PLL loop filter should be placed as closely as possible to the V_{DDPLL} pin (which are located on the outside edge of the silicon package) to minimize noise coupled from nearby circuits. The 0.01 µF capacitor should be closest to V_{DDPLL}, followed by the 0.1 µF capacitor, the 10 µF capacitor, and finally the 2- Ω resistor to V_{DDC}. These traces should be kept short.



Figure 31. PLL Power Supply Filter Circuits

3.2.6 Power Consumption

You can reduce power consumption in your design by controlling the power consumption of the following regions of the device:

- Extended core. Use the SC1400 Stop and Wait modes by issuing a stop or wait instruction.
- *Clock synthesis module.* Disable the PLL, timer, watchdog, or DDR clocks or disable the CLKO pin.
- AHB subsystem. Freeze or shut down the AHB subsystem using the GPSCTL[XBR_HRQ] bit.
- *Peripheral subsystem.* Halt the individual on-device peripherals such as the DDR memory controller, HDI16, TDM, UART, I²C, and timer modules.

For details, see the "Clocks and Power Management" chapter of the MSC711x Reference Manual.



3.3.6 Example Total Power Consumption

Using the examples in this section and assuming four peripherals and 10 I/O lines active, a total power consumption value is estimated as the following:

$$P_{TOTAL} = 324.0 + (4 \times 4.32) + 326.3 + (10 \times 5.44) + 64 = 784.98 \, mW$$
 Eqn. 13

3.4 Reset and Boot

This section describes the recommendations for configuring the MSC7118 at reset and boot.

3.4.1 Reset Circuit

HRESET is a bidirectional signal and, if driven as an input, should be driven with an open collector or open-drain device. For an open-drain output such as **HRESET**, take care when driving many buffers that implement input bus-hold circuitry. The bus-hold currents can cause enough voltage drop across the pull-up resistor to change the logic level to low. Either a smaller value of pull-up or less current loading from the bus-hold drivers overcomes this issue. To avoid exceeding the MSC7118 output current, the pull-up value should not be too small (a 1 K Ω pull-up resistor is used in the MSC711xADS reference design).

3.4.2 Reset Configuration Pins

Table 30 shows the MSC7118 reset configuration signals. These signals are sampled at the deassertion (rising edge) of PORESET. For details, refer to the Reset chapter of the *MSC711x Reference Manual*.

Signal	Description	Settings		
BM[3–0]	Determines boot mode.	See Table 31 for details.		
SWTE	Determines watchdog functionality.	0 Watchdog timer disabled.		
		1 Watchdog timer enabled.		
HDSP	Configures HDI16 strobe polarity.	0 Host Data strobes active low.		
		1 Host Data strobes active high.		
H8BIT	Configures HDI16 operation mode.	0 HDI16 port configured for 16-bit operation.		
		1 HDI16 port configured for 8-bit operation.		

Table 30. Reset Configuration Signals

3.6 Connectivity Guidelines

This section summarizes the connections and special conditions, such as pull-up or pull-down resistors, for the MSC7118 device. Following are guidelines for signal groups and configuration settings:

- Clock and reset signals.
 - SWTE is used to configure the MSC7118 device and is sampled on the deassertion of PORESET, so it should be tied to V_{DDC} or GND either directly or through pull-up or pull-down resistors until PORESET is deasserted. After PORESET, this signal can be left floating.
 - BM[0–1] configure the MSC7118 device and are sampled until PORESET is deasserted, so they should be tied to V_{DDIO} or GND either directly or through pull-up or pull-down resistors.
 - **HRESET** should be pulled up.
- Interrupt signals. When used, **IRQ** pins must be pulled up.
- HDI16 signals.
 - When they are configured for open-drain, the HREQ/HREQ or HTRQ/HTRQ signals require a pull-up resistor. However, these pins are also sampled at power-on reset to determine the HDI16 boot mode and may need to be pulled down. When these pins must be pulled down on reset and pulled up otherwise, a buffer can be used with the HRESET signal as the enable.
 - When the device boots through the HDI16, the HDDS, HDSP and H8BIT pins should be pulled up or down, depending on the required boot mode settings.
- I^2C signals. The SCL and SDA signals, when programmed for I^2C , requires an external pull-up resistor.
- *General-purpose I/O (GPIO) signals*. An unused GPIO pin can be disconnected. After boot, program it as an output pin.
- Other signals.
 - The $\overline{\mathsf{TEST0}}$ pin must be connected to ground.
 - The TPSEL pin should be pulled up to enable debug access via the EOnCE port and pulled down for boundary scan.
 - Pins labelled NO CONNECT (NC) must not be connected.
 - When a 16-pin double data rate (DDR) interface is used, the 16 unused data pins should be no connects (floating) if the used lines are terminated.
 - Do not connect DBREQ to DONE (as you would for the MSC8101 device). Connect DONE to one of the EVNT pins, and DBREQ to HRRQ.

4 Ordering Information

Consult a Freescale Semiconductor sales office or authorized distributor to determine product availability and place an order.

Part	Supply Voltage	Package Type	Pin Count	Core Frequency (MHz)	Solder Spheres	Order Number
MSC7118	1.2 V core	Molded Array Process-Ball Grid	400	300	Lead-free	MSC7118VM1200
	3.3 V I/O				Lead-bearing	MSC7118VF1200

