



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	20MHz
Connectivity	I ² C, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	54
Program Memory Size	14KB (8K x 14)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	768 x 8
Voltage - Supply (Vcc/Vdd)	2.3V ~ 5.5V
Data Converters	A/D 30x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-VFQFN Exposed Pad
Supplier Device Package	64-QFN (9x9)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16f1526t-i-mr

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Name	Function	Input Type	Output Type	Description			
RA0/AN0	RA0	TTL	CMOS	General purpose I/O.			
	AN0	AN	—	ADC Channel 0 input.			
RA1/AN1	RA1	TTL	CMOS	General purpose I/O.			
	AN1	AN	_	ADC Channel 1 input.			
RA2/AN2	RA2	TTL	CMOS	General purpose I/O.			
	AN2	AN	_	ADC Channel 2 input.			
RA3/AN3/VREF+	RA3	TTL	CMOS	General purpose I/O.			
	AN3	AN	—	ADC Channel 3 input.			
	VREF+	AN	_	ADC Positive Voltage Reference input.			
RA4/T0CKI	RA4	TTL	CMOS	General purpose I/O.			
	TOCKI	ST	_	Timer0 clock input.			
RA5/AN4/T3G	RA5	TTL	CMOS	General purpose I/O.			
	AN4	AN	_	ADC Channel 4 input.			
	T3G	ST	—	Timer3 gate input.			
RA6/OSC2/CLKOUT	RA6	TTL	CMOS	General purpose I/O.			
	OSC2		XTAL	Crystal/Resonator (LP, XT, HS modes).			
	CLKOUT		CMOS	Fosc/4 output.			
RA7/OSC1/CLKIN	RA7	TTL	CMOS	General purpose I/O.			
	OSC1	XTAL	_	Crystal/Resonator (LP, XT, HS modes).			
	CLKIN	ST	—	External clock input (EC mode).			
RB0/AN17/INT	RB0	TTL	CMOS	General purpose I/O with IOC and WPU.			
	AN17	AN	—	ADC Channel 17 input.			
	INT	ST	—	External interrupt.			
RB1/AN18	RB1	TTL	CMOS	General purpose I/O with IOC and WPU.			
	AN18	AN	_	ADC Channel 18 input.			
RB2/AN19	RB2	TTL	CMOS	General purpose I/O with IOC and WPU.			
	AN19	AN	_	ADC Channel 19 input.			
RB3/AN20	RB3	TTL	CMOS	General purpose I/O with IOC and WPU.			
	AN20	AN	—	ADC Channel 20 input.			
RB4/AN21/T3CKI ⁽¹⁾	RB4	TTL	CMOS	General purpose I/O with IOC and WPU.			
	AN21	AN	—	ADC Channel 21 input.			
	T3CKI	ST	—	Timer3 clock input.			
RB5/AN22/T1G/T3CKI	RB5	TTL	CMOS	General purpose I/O with IOC and WPU.			
	AN22	AN	—	ADC Channel 22 input.			
	T1G	ST	—	Timer1 gate input.			
	T3CKI	ST	_	Timer3 clock input.			
RB6/ICSPCLK/ICDCLK	RB6	TTL	CMOS	General purpose I/O with IOC and WPU.			
	ICSPCLK	ST	_	Serial Programming Clock.			
	ICDCLK	ST	—	In-Circuit Debug Clock.			
RB7/ICSPDAT/ICDDAT	RB7	TTL	CMOS	General purpose I/O with IOC and WPU.			
	ICSPDAT	ST	CMOS	ICSP™ Data I/O.			
	ICDDAT	ST	CMOS	In-Circuit Data I/O.			
Legend: AN = Analog input or c TTL = TTL compatible i	output CMC nput ST	S= CMC = Schi	OS compa mitt Trigg	atible input or output OD = Open Drain er input with CMOS levels I^2C = Schmitt Trigger input with I^2C			

TABLE 1-2: PIC16(L)F1526/7 PINOUT DESCRIPTION

HV = High Voltage XTAL = Crystal levels

Note 1: Alternate pin function selected with the APFCON (Register 12-1) register.

2: RC3, RC4, RD5 and RD6 read the I^2C ST input when I^2C mode is enabled.

3.3.1.1 STATUS Register

The STATUS register, shown in Register 3-1, contains:

- · the arithmetic status of the ALU
- · the Reset status

u = Bit is unchanged

The STATUS register can be the destination for any instruction, like any other register. If the STATUS register is the destination for an instruction that affects the Z, DC or C bits, then the write to these three bits is disabled. These bits are set or cleared according to the device logic. Furthermore, the \overline{TO} and \overline{PD} bits are not writable. Therefore, the result of an instruction with the STATUS register as destination may be different than intended.

3.4 **Register Definitions: Status**

For example, CLRF STATUS will clear the upper three bits and set the Z bit. This leaves the STATUS register as '000u uluu' (where u = unchanged).

It is recommended, therefore, that only BCF, BSF, SWAPF and MOVWF instructions are used to alter the STATUS register, because these instructions do not affect any Status bits. For other instructions not affecting any Status bits (Refer to Section 24.0 "Instruction Set Summary").

Note 1: The C and DC bits operate as Borrow and Digit Borrow out bits, respectively, in subtraction.

U-0	U-0	U-0	R-1/q	R-1/q	R/W-0/u	R/W-0/u	R/W-0/u
	_	_	TO	PD	Z	DC ⁽¹⁾	C ⁽¹⁾
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit			U = Unimplemented bit, read as '0'				

STATUS: STATUS REGISTER **REGISTER 3-1:**

u = Bit is unchanged		x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set		'0' = Bit is cleared	q = Value depends on condition
bit 7-5	Unimplemen	ted: Read as '0'	
bit 4	TO: Time-Out	t bit	
	1 = After pow 0 = A WDT tir	er-up, CLRWDT instruction me-out occurred	or SLEEP instruction
bit 3	PD: Power-D	own bit	
	1 = After pow 0 = By execut	er-up or by the CLRWDT in tion of the SLEEP instruction	struction on
bit 2	Z: Zero bit		
	1 = The resul 0 = The resul	t of an arithmetic or logic o t of an arithmetic or logic o	peration is zero peration is not zero
bit 1	DC: Digit Car	ry/Digit Borrow bit (ADDWF	ADDLW, SUBLW, SUBWF instructions) ⁽¹⁾
	1 = A carry-ou 0 = No carry-o	ut from the 4th low-order b out from the 4th low-order	it of the result occurred bit of the result
bit 0	C: Carry/Borr	ow bit (ADDWF, ADDLW, SU	3LW, SUBWF instructions) ⁽¹⁾
	1 = A carry-ou 0 = No carry-o	ut from the Most Significar out from the Most Significa	t bit of the result occurred int bit of the result occurred
Note 1: For	Borrow, the po ond operand.	larity is reversed. A subtra	ction is executed by adding the two's complement of the

7.3 Interrupts During Sleep

Some interrupts can be used to wake from Sleep. To wake from Sleep, the peripheral must be able to operate without the system clock. The interrupt source must have the appropriate Interrupt Enable bit(s) set prior to entering Sleep.

On waking from Sleep, if the GIE bit is also set, the processor will branch to the interrupt vector. Otherwise, the processor will continue executing instructions after the SLEEP instruction. The instruction directly after the SLEEP instruction will always be executed before branching to the ISR. Refer to the **Section 8.0** "**Power-Down Mode (Sleep)**" for more details.

7.4 INT Pin

The INT pin can be used to generate an asynchronous edge-triggered interrupt. This interrupt is enabled by setting the INTE bit of the INTCON register. The INTEDG bit of the OPTION_REG register determines on which edge the interrupt will occur. When the INTEDG bit is set, the rising edge will cause the interrupt. When the INTEDG bit is clear, the falling edge will cause the interrupt. The INTF bit of the INTCON register will be set when a valid edge appears on the INT pin. If the GIE and INTE bits are also set, the processor will redirect program execution to the interrupt vector.

7.5 Automatic Context Saving

Upon entering an interrupt, the return PC address is saved on the stack. Additionally, the following registers are automatically saved in the shadow registers:

- W register
- STATUS register (except for TO and PD)
- BSR register
- FSR registers
- PCLATH register

Upon exiting the Interrupt Service Routine, these registers are automatically restored. Any modifications to these registers during the ISR will be lost. If modifications to any of these registers are desired, the corresponding shadow register should be modified and the value will be restored when exiting the ISR. The shadow registers are available in Bank 31 and are readable and writable. Depending on the user's application, other registers may also need to be saved.

11.2.2 FLASH MEMORY UNLOCK SEQUENCE

The unlock sequence is a mechanism that protects the Flash program memory from unintended self-write programming or erasing. The sequence must be executed and completed without interruption to successfully complete any of the following operations:

- Row Erase
- · Load program memory write latches
- Write of program memory write latches to program memory
- Write of program memory write latches to User IDs

The unlock sequence consists of the following steps:

- 1. Write 55h to PMCON2
- 2. Write AAh to PMCON2
- 3. Set the WR bit in PMCON1
- 4. NOP instruction
- 5. NOP instruction

Once the WR bit is set, the processor will always force two NOP instructions. When an Erase Row or Program Row operation is being performed, the processor will stall internal operations (typical 2 ms), until the operation is complete and then resume with the next instruction. When the operation is loading the program memory write latches, the processor will always force the two NOP instructions and continue uninterrupted with the next instruction.

Since the unlock sequence must not be interrupted, global interrupts should be disabled prior to the unlock sequence and re-enabled after the unlock sequence is completed.

FIGURE 11-3: FLASH PROGRAM MEMORY UNLOCK SEQUENCE FLOWCHART



	U-1	R/W-0/0	R/W-0/0	R/W/HC-0/0	R/W/HC-x/q ⁽²⁾	R/W-0/0	R/S/HC-0/0	R/S/HC-0/0
-	_(1)	CFGS	LWLO	FREE	WRERR	WREN	WR	RD
bit 7								bit 0
Leger	nd:							
R = R	eadab	ole bit	W = Writable bi	it	U = Unimpleme	ented bit, read as	'0'	
S = Bi	it can	only be set	x = Bit is unkno	own	-n/n = Value at	POR and BOR/V	alue at all other F	Resets
'1' = B	Bit is s	et	'0' = Bit is clear	red	HC = Bit is clea	ared by hardware		
bit 7		Unimpleme	nted: Read as '1'					
bit 6		CFGS: Confi	iguration Select bit					
		1 = Access	Configuration, Use	r ID and Device	ID Registers			
bit 5			Write Latches Onl	v bit(3)				
bit o		1 = Only the	e addressed progra	im memory write	e latch is loaded/	updated on the n	ext WR comman	d
		0 = The add	dressed program m	emory write latc	h is loaded/updat	ed and a write of	all program memo	ory write latches
		will be i	nitiated on the next	WR command				
bit 4		FREE: Progr	ram Flash Erase Er	hable bit				
		1 = Perform 0 = Perform	ns an erase operations an write operation	on on the next v	VR command (na /R command	ardware cleared l	upon completion)	
bit 3		WRERR: Pro	ogram/Erase Error	Flag bit				
		1 = Conditio	on indicates an imp	proper program	or erase sequen	ce attempt or ter	mination (bit is s	et automatically
		on any	set attempt (write '2	L') of the WR bit	:).			
1.11.0		0 = 1 he pro	gram or erase ope	ration complete	d normally.			
bit 2		1 = Allows	gram/Erase Enable	Dit				
		0 = Inhibits	programming/erasi	ng of program F	Flash			
bit 1		WR: Write C	control bit					
		1 = Initiates	s a program Flash p	orogram/erase o	peration.			
		The ope	eration is self-timed	and the bit is c	leared by hardwa	are once operatio	n is complete.	
		0 = Program	n/erase operation to	o the Flash is co	omplete and inac	tive		
bit 0		RD: Read Co	ontrol bit					
		1 = Initiates	a program Flash r	ead. Read takes	s one cycle. RD i	s cleared in hard	ware. The RD bit	can only be set
		(not cle	ared) in software.	-	-			-
	_	0 = Does no	ot initiate a program	n Flash read.				
Note	1: 2.	Unimplemented bi	it, read as '1'.	w hardwara wh	a program ma	mony write or ere	se operation is at	arted (MP - 1)
bit 1 bit 0 Note	1: 2:	0 = Inhibits WR: Write C 1 = Initiates The ope The WF 0 = Program RD: Read Co 1 = Initiates (not cle 0 = Does no Unimplemented bi The WRERR bit is	programming/erasi control bit s a program Flash p eration is self-timed R bit can only be se m/erase operation t ontrol bit s a program Flash r ared) in software. ot initiate a program it, read as '1'.	ing of program F program/erase of and the bit is c t (not cleared) in o the Flash is co ead. Read takes n Flash read.	Flash peration. leared by hardwa n software. omplete and inac s one cycle. RD i en a program me	are once operatio tive. s cleared in hard [,] mory write or era	n is complete. ware. The RD bit se operation is st	can only be set tarted (WR = 1).

REGISTER 11-5: PMCON1: PROGRAM MEMORY CONTROL 1 REGISTER

3: The LWLO bit is ignored during a program memory erase operation (FREE = 1).

18.0 TIMER1/3/5 MODULE WITH GATE CONTROL

The Timer1/3/5 module is a 16-bit timer/counter with the following features:

- 16-bit timer/counter register pair (TMRxH:TMRxL)
- Programmable internal or external clock source
- · 2-bit prescaler
- · Dedicated 32 kHz oscillator circuit
- · Optionally synchronized comparator out
- Multiple Timer1/3/5 gate (count enable) sources
- · Interrupt on overflow
- Wake-up on overflow (external clock, Asynchronous mode only)
- Time base for the Capture/Compare function
- Auto-conversion Trigger (with CCP)
- · Selectable Gate Source Polarity

- Gate Toggle mode
- Gate Single-pulse mode
- Gate Value Status
- Gate Event Interrupt

Figure 18-1 is a block diagram of the Timer1/3/5 module.

Note: The 'x' variable used in this section is used to designate Timer1, Timer3 or Timer5. For example, TxCON references T1CON, T3CON or T5CON. PRx references PR1, PR3 or PR5.



FIGURE 18-1: TIMER1/3/5 BLOCK DIAGRAM

20.1 Capture Mode

The Capture mode function described in this section is available and identical for CCP modules.

Capture mode makes use of the 16-bit Timer1/3/5 resource. When an event occurs on the CCPx pin, the 16-bit CCPRxH:CCPRxL register pair captures and stores the 16-bit value of the TMRxH:TMRxL register pair, respectively. An event is defined as one of the following and is configured by the CCPxM<3:0> bits of the CCPxCON register:

- · Every falling edge
- · Every rising edge
- · Every 4th rising edge
- · Every 16th rising edge

When a capture is made, the Interrupt Request Flag bit CCPxIF of the PIRx register is set. The interrupt flag must be cleared in software. If another capture occurs before the value in the CCPRxH, CCPRxL register pair is read, the old captured value is overwritten by the new captured value.

Figure 20-1 shows a simplified diagram of the Capture operation.

20.1.1 CCP PIN CONFIGURATION

In Capture mode, the CCPx pin should be configured as an input by setting the associated TRIS control bit.

Also, the CCP2x pin function can be moved to alternative pins using the APFCON register. Refer to **Section 12.1 "Alternate Pin Function"** for more details.

Note: If the CCPx pin is configured as an output, a write to the port can cause a capture condition.

FIGURE 20-1: CAPTURE MODE OPERATION BLOCK DIAGRAM



20.1.2 TIMER1/3/5 MODE RESOURCE

Timer1/3/5 must be running in Timer mode or Synchronized Counter mode for the CCP module to use the capture feature. In Asynchronous Counter mode, the capture operation may not work.

See Section 18.0 "Timer1/3/5 Module with Gate Control" for more information on configuring Timer1/3/5.

TABLE 20-1:	CCPx CAPTURE TIMER1/3/5
	RESOURCES

ССР	TMR1	TMR3	TMR5
CCP1	٠	٠	
CCP2	٠	٠	
CCP3	•	•	
CCP4	٠	٠	
CCP5	٠	٠	
CCP6	•		•
CCP7	٠		•
CCP8	٠		•
CCP9	•		•
CCP10	٠		•

20.1.3 SOFTWARE INTERRUPT MODE

When the Capture mode is changed, a false capture interrupt may be generated. The user should keep the CCPxIE interrupt enable bit of the PIEx register clear to avoid false interrupts. Additionally, the user should clear the CCPxIF interrupt flag bit of the PIRx register following any change in Operating mode.

20.2.3 SOFTWARE INTERRUPT MODE

When Generate Software Interrupt mode is chosen (CCPxM<3:0> = 1010), the CCPx module does not assert control of the CCPx pin (see the CCPxCON register).

20.2.4 SPECIAL EVENT TRIGGER

When Special Event Trigger mode is chosen (CCPxM<3:0> = 1011), the CCPx module does the following:

- Resets Timer1/3/5
- Starts an ADC conversion if ADC is enabled

The CCPx module does not assert control of the CCPx pin in this mode.

The Special Event Trigger output of the CCP occurs immediately upon a match between the TMRxH, TMRxL register pair and the CCPRxH, CCPRxL register pair. The TMRxH, TMRxL register pair is not reset until the next rising edge of the Timer1/3/5 clock. The Special Event Trigger output starts an ADC conversion (if the ADC module is enabled). This allows the CCPRxH, CCPRxL register pair to effectively provide a 16-bit programmable period register for Timer1/3/5.

TABLE 20-4: SPECIAL EVENT TRIGGER

Device	CCPx
PIC16(L)F1526/7	CCP10

Refer to **Section 16.2.5 "Special Event Trigger"** for more information.

- Note 1: The Special Event Trigger from the CCP module does not set interrupt flag bit TMRxIF of the PIRx register.
 - 2: Removing the match condition by changing the contents of the CCPRxH and CCPRxL register pair, between the clock edge that generates the Special Event Trigger and the clock edge that generates the Timer1/3/5 Reset, will preclude the Reset from occurring.

20.2.5 COMPARE DURING SLEEP

The Compare mode is dependent upon the system clock (Fosc) for proper operation. Since Fosc is shut down during Sleep mode, the Compare mode will not function properly during Sleep.

20.2.6 ALTERNATE PIN LOCATIONS

This module incorporates I/O pins that can be moved to other locations with the use of the alternate pin function register, APFCON. To determine which pins can be moved and what their default locations are upon a reset, see **Section 12.1 "Alternate Pin Function**" for more information.

21.4 I²C MODE OPERATION

All MSSPx I²C communication is byte oriented and shifted out MSb first. Six SFR registers and 2 interrupt flags interface the module with the PIC[®] microcontroller and user software. Two pins, SDAx and SCLx, are exercised by the module to communicate with other external I²C devices.

21.4.1 BYTE FORMAT

All communication in I^2C is done in 9-bit segments. A byte is sent from a master to a slave or vice-versa, followed by an Acknowledge bit sent back. After the 8th falling edge of the SCLx line, the device outputting data on the SDAx changes that pin to an input and reads in an acknowledge value on the next clock pulse.

The clock signal, SCLx, is provided by the master. Data is valid to change while the SCLx signal is low, and sampled on the rising edge of the clock. Changes on the SDAx line while the SCLx line is high define special conditions on the bus, explained below.

21.4.2 DEFINITION OF I²C TERMINOLOGY

There is language and terminology in the description of I²C communication that have definitions specific to I²C. That word usage is defined below and may be used in the rest of this document without explanation. This table was adapted from the Philips I²C specification.

21.4.3 SDAX AND SCLX PINS

Selection of any I²C mode with the SSPEN bit set, forces the SCLx and SDAx pins to be open-drain. These pins should be set by the user to inputs by setting the appropriate TRIS bits.

Note:	Data	is	tied	to	output	zero	when	an	I ² C
	mode	e is	enat	blec	l.				

21.4.4 SDAX HOLD TIME

The hold time of the SDAx pin is selected by the SDAHT bit of the SSPxCON3 register. Hold time is the time SDAx is held valid after the falling edge of SCLx. Setting the SDAHT bit selects a longer 300 ns minimum hold time and may help on buses with large capacitance.

TABLE 21-2:I²C BUS TERMS

TERM	Description
Transmitter	The device which shifts data out onto the bus.
Receiver	The device which shifts data in from the bus.
Master	The device that initiates a transfer, generates clock signals and terminates a transfer.
Slave	The device addressed by the master.
Multi-master	A bus with more than one device that can initiate data transfers.
Arbitration	Procedure to ensure that only one master at a time controls the bus. Winning arbitration ensures that the message is not corrupted.
Synchronization	Procedure to synchronize the clocks of two or more devices on the bus.
Idle	No master is controlling the bus, and both SDAx and SCLx lines are high.
Active	Any time one or more master devices are controlling the bus.
Addressed Slave	Slave device that has received a matching address and is actively being clocked by a master.
Matching Address	Address byte that is clocked into a slave that matches the value stored in SSPxADD.
Write Request	Slave receives a matching address with R/W bit clear, and is ready to clock in data.
Read Request	Master sends an address byte with the R/W bit set, indicating that it wishes to clock data out of the Slave. This data is the next and all following bytes until a Restart or Stop.
Clock Stretching	When a device on the bus hold SCLx low to stall communication.
Bus Collision	Any time the SDAx line is sampled low by the module while it is out- putting and expected high state.



© 2011-2015 Microchip Technology Inc.

21.5.6 CLOCK STRETCHING

Clock stretching occurs when a device on the bus holds the SCLx line low effectively pausing communication. The slave may stretch the clock to allow more time to handle data or prepare a response for the master device. A master device is not concerned with stretching as anytime it is active on the bus and not transferring data it is stretching. Any stretching done by a slave is invisible to the master software and handled by the hardware that generates SCLx.

The CKP bit of the SSPxCON1 register is used to control stretching in software. Any time the CKP bit is cleared, the module will wait for the SCLx line to go low and then hold it. Setting CKP will release SCLx and allow more communication.

21.5.6.1 Normal Clock Stretching

Following an ACK if the R/W bit of SSPxSTAT is set, a read request, the slave hardware will clear CKP. This allows the slave time to update SSPxBUF with data to transfer to the master. If the SEN bit of SSPxCON2 is set, the slave hardware will always stretch the clock after the ACK sequence. Once the slave is ready; CKP is set by software and communication resumes.

- Note 1: The BF bit has no effect on if the clock will be stretched or not. This is different than previous versions of the module that would not stretch the clock, clear CKP, if SSPxBUF was read before the 9th falling edge of SCLx.
 - 2: Previous versions of the module did not stretch the clock for a transmission if SSPxBUF was loaded before the 9th falling edge of SCLx. It is now always cleared for read requests.

21.5.6.2 10-bit Addressing Mode

In 10-bit Addressing mode, when the UA bit is set, the clock is always stretched. This is the only time the SCLx is stretched without CKP being cleared. SCLx is released immediately after a write to SSPxADD.

Note:	Previous versions of the module did not
	stretch the clock if the second address byte
	did not match.

21.5.6.3 Byte NACKing

When AHEN bit of SSPxCON3 is set; CKP is cleared by hardware after the 8th falling edge of SCLx for a received matching address byte. When DHEN bit of SSPxCON3 is set; CKP is cleared after the 8th falling edge of SCLx for received data.

Stretching after the 8th falling edge of SCLx allows the slave to look at the received address or data and decide if it wants to ACK the received data.

21.5.7 CLOCK SYNCHRONIZATION AND THE CKP BIT

Any time the CKP bit is cleared, the module will wait for the SCLx line to go low and then hold it. However, clearing the CKP bit will not assert the SCLx output low until the SCLx output is already sampled low. Therefore, the CKP bit will not assert the SCLx line until an external I^2C master device has already asserted the SCLx line. The SCLx output will remain low until the CKP bit is set and all other devices on the I^2C bus have released SCLx. This ensures that a write to the CKP bit will not violate the minimum high time requirement for SCLx (see Figure 21-23).



FIGURE 21-23: CLOCK SYNCHRONIZATION TIMING

R/W-0/	0 R-0/0	R/W-0/0	R/S/HS-0/0	R/S/HS-0/0	R/S/HS-0/0	R/S/HS-0/0	R/W/HS-0/0		
GCEN	I ACKSTAT	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN		
bit 7							bit 0		
Legend:									
R = Reada	able bit	W = Writable	bit	U = Unimpler	mented bit, read	as '0'			
u = Bit is ι	unchanged	x = Bit is unki	nown	-n/n = Value	at POR and BO	R/Value at all c	ther Resets		
'1' = Bit is	set	'0' = Bit is cle	ared	HC = Cleared	d by hardware	S = User set			
bit 7	GCEN: General 1 = Enable int 0 = General c	ral Call Enable terrupt when a all address dis	bit (in I ² C Sla general call a abled	ve mode only) ddress (0x00 d	or 00h) is receiv	ed in the SSPx	SR		
bit 6	ACKSTAT: Ac 1 = Acknowle 0 = Acknowle	cknowledge Sta dge was not re dge was receiv	atus bit (in I ² C eceived /ed	mode only)					
bit 5	ACKDT: Ackr In Receive mo Value transmi 1 = Not Ackno 0 = Acknowle	nowledge Data ode: itted when the owledge dge	bit (in I ² C mod user initiates a	de only) an Acknowledg	je sequence at t	he end of a red	ceive		
bit 4	ACKEN: Ackr In Master Rec 1 = Initiate A Automati 0 = Acknowle	nowledge Sequ ceive mode: Acknowledge s cally cleared b edge sequence	equence Enable sequence on y hardware.	bit (in I ² C Mas SDAx and S	ter mode only) CLx pins, and	transmit ACI	<dt bit.<="" data="" td=""></dt>		
bit 3	RCEN: Recei 1 = Enables F 0 = Receive io	ve Enable bit (Receive mode ⁻ dle	in I ² C Master for I ² C	mode only)					
bit 2	PEN: Stop Co SCKx Release 1 = Initiate Stop 0 = Stop cond	ondition Enable <u>e Control:</u> op condition or lition idle	bit (in I ² C Ma SDAx and SO	ster mode onl	y) matically cleare	d by hardware			
bit 1	RSEN: Repeated 1 = Initiate R 0 = Repeated	 RSEN: Repeated Start Condition Enabled bit (in I²C Master mode only) 1 = Initiate Repeated Start condition on SDAx and SCLx pins. Automatically cleared by hardware. 0 = Repeated Start condition idle 							
bit 0	SEN: Start Co In Master mod 1 = Initiate Sta 0 = Start cond In Slave mode	ondition Enable <u>de:</u> art condition or dition idle <u>e:</u>	e/Stretch Enab	le bit CLx pins. Auto	matically cleare	d by hardware			
Nets 4:	1 = Clock stre 0 = Clock stre	etching is enab	led for both sla led	ave transmit a	in not in the left	(stretch enabl	ed)		
				ng iti modula	is not in the Idla	a mode this bi	r may not he		

REGISTER 21-3: SSPxCON2: SSPx CONTROL REGISTER 2

Note 1: For bits ACKEN, RCEN, PEN, RSEN, SEN: If the I²C module is not in the Idle mode, this bit may not be set (no spooling) and the SSPxBUF may not be written (or writes to the SSPxBUF are disabled).

22.1 EUSART Asynchronous Mode

The EUSART transmits and receives data using the standard non-return-to-zero (NRZ) format. NRZ is implemented with two levels: a VOH mark state which represents a '1' data bit, and a VOL space state which represents a '0' data bit. NRZ refers to the fact that consecutively transmitted data bits of the same value stay at the output level of that bit without returning to a neutral level between each bit transmission. An NRZ transmission port idles in the mark state. Each character transmission consists of one Start bit followed by eight or nine data bits and is always terminated by one or more Stop bits. The Start bit is always a space and the Stop bits are always marks. The most common data format is 8 bits. Each transmitted bit persists for a period of 1/(Baud Rate). An on-chip dedicated 8-bit/16-bit Baud Rate Generator is used to derive standard baud rate frequencies from the system oscillator. See Table 22-5 for examples of baud rate configurations.

The EUSART transmits and receives the LSb first. The EUSART's transmitter and receiver are functionally independent, but share the same data format and baud rate. Parity is not supported by the hardware, but can be implemented in software and stored as the ninth data bit.

22.1.1 EUSART ASYNCHRONOUS TRANSMITTER

The EUSART transmitter block diagram is shown in Figure 22-1. The heart of the transmitter is the serial Transmit Shift Register (TSR), which is not directly accessible by software. The TSR obtains its data from the transmit buffer, which is the TXxREG register.

22.1.1.1 Enabling the Transmitter

The EUSART transmitter is enabled for asynchronous operations by configuring the following three control bits:

- TXEN = 1
- SYNC = 0
- SPEN = 1

All other EUSART control bits are assumed to be in their default state.

Setting the TXEN bit of the TXxSTA register enables the transmitter circuitry of the EUSART. Clearing the SYNC bit of the TXxSTA register configures the EUSART for asynchronous operation. Setting the SPEN bit of the RCxSTA register enables the EUSART. The programmer must set the corresponding TRIS bit to configure the TXx/CKx I/O pin as an output. If the TXx/CKx pin is shared with an analog peripheral, the analog I/O function must be disabled by clearing the corresponding ANSEL bit.

Note: The TXxIF transmitter interrupt flag is set when the TXEN enable bit is set.

22.1.1.2 Transmitting Data

A transmission is initiated by writing a character to the TXxREG register. If this is the first character, or the previous character has been completely flushed from the TSR, the data in the TXxREG is immediately transferred to the TSR register. If the TSR still contains all or part of a previous character, the new character data is held in the TXxREG until the Stop bit of the previous character has been transmitted. The pending character in the TXxREG is then transferred to the TSR in one TcY immediately following the Stop bit sequence commences immediately following the transfer of the data to the TSR from the TXxREG.

22.1.1.3 Transmit Data Polarity

The polarity of the transmit data can be controlled with the SCKP bit of the BAUDxCON register. The default state of this bit is '0' which selects high true transmit idle and data bits. Setting the SCKP bit to '1' will invert the transmit data resulting in low true idle and data bits. The SCKP bit controls transmit data polarity only in Asynchronous mode. In Synchronous mode the SCKP bit has a different function.

22.1.1.4 Transmit Interrupt Flag

The TXxIF interrupt flag bit of the PIR1/PIR4 register is set whenever the EUSART transmitter is enabled and no character is being held for transmission in the TXxREG. In other words, the TXxIF bit is only clear when the TSR is busy with a character and a new character has been queued for transmission in the TXxREG. The TXxIF flag bit is not cleared immediately upon writing TXxREG. TXxIF becomes valid in the second instruction cycle following the write execution. Polling TXxIF immediately following the TXxREG write will return invalid results. The TXxIF bit is read-only, it cannot be set or cleared by software.

The TXxIF interrupt can be enabled by setting the TXxIE interrupt enable bit of the PIE1/PIE4 register. However, the TXxIF flag bit will be set whenever the TXxREG is empty, regardless of the state of TXxIE enable bit.

To use interrupts when transmitting data, set the TXxIE bit only when there is more data to send. Clear the TXxIE interrupt enable bit upon writing the last character of the transmission to the TXxREG.

22.1.2 EUSART ASYNCHRONOUS RECEIVER

The Asynchronous mode would typically be used in RS-232 systems. The receiver block diagram is shown in Figure 22-2. The data is received on the RXx/DTx pin and drives the data recovery block. The data recovery block is actually a high-speed shifter operating at 16 times the baud rate, whereas the serial Receive Shift Register (RSR) operates at the bit rate. When all 8 or 9 bits of the character have been shifted in, they are immediately transferred to a two character First-In-First-Out (FIFO) memory. The FIFO buffering allows reception of two complete characters and the start of a third character before software must start servicing the EUSART receiver. The FIFO and RSR registers are not directly accessible by software. Access to the received data is via the RCxREG register.

22.1.2.1 Enabling the Receiver

The EUSART receiver is enabled for asynchronous operation by configuring the following three control bits:

- CREN = 1
- SYNC = 0
- SPEN = 1

All other EUSART control bits are assumed to be in their default state.

Setting the CREN bit of the RCxSTA register enables the receiver circuitry of the EUSART. Clearing the SYNC bit of the TXxSTA register configures the EUSART for asynchronous operation. Setting the SPEN bit of the RCxSTA register enables the EUSART. The programmer must set the corresponding TRIS bit to configure the RXx/DTx I/O pin as an input.

Note 1: If the RX/DT function is on an analog pin, the corresponding ANSEL bit must be cleared for the receiver to function.

If the RXx/DTx pin is shared with an analog peripheral the analog I/O function must be disabled by clearing the corresponding ANSEL bit.

22.1.2.2 Receiving Data

The receiver data recovery circuit initiates character reception on the falling edge of the first bit. The first bit, also known as the Start bit, is always a zero. The data recovery circuit counts one-half bit time to the center of the Start bit and verifies that the bit is still a zero. If it is not a zero then the data recovery circuit aborts character reception, without generating an error, and resumes looking for the falling edge of the Start bit. If the Start bit zero verification succeeds then the data recovery circuit counts a full bit time to the center of the next bit. The bit is then sampled by a majority detect circuit and the resulting '0' or '1' is shifted into the RSR. This repeats until all data bits have been sampled and shifted into the RSR. One final bit time is measured and the level sampled. This is the Stop bit, which is always a '1'. If the data recovery circuit samples a '0' in the Stop bit position then a framing error is set for this character, otherwise the framing error is cleared for this character. See Section 22.1.2.4 "Receive Framing Error" for more information on framing errors.

Immediately after all data bits and the Stop bit have been received, the character in the RSR is transferred to the EUSART receive FIFO and the RCxIF interrupt flag bit of the PIR1/PIR4 register is set. The top character in the FIFO is transferred out of the FIFO by reading the RCxREG register.

Note: If the receive FIFO is overrun, no additional characters will be received until the overrun condition is cleared. See Section 22.1.2.5 "Receive Overrun Error" for more information on overrun errors.

22.3 Register Definitions: EUSART Control

REGISTER 22-1: TXxSTA: TRANSMIT STATUS AND CONTROL REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R-1	R/W-0
CSRC	TX9	TXEN ⁽¹⁾	SYNC	SENDB	BRGH	TRMT	TX9D
bit 7	·				•	· · ·	bit 0
Legend:							
R = Readable b	bit	W = Writable bit		U = Unimpleme	ented bit, read as	'0'	
-n = Value at Pe	OR	'1' = Bit is set		'0' = Bit is clear	red	x = Bit is unknow	/n
bit 7	CSRC: Clock S Asynchronous Don't care Synchronous m 1 = Master m 0 = Slave mo	Source Select bit mode: node: ode (clock genera de (clock from ex	ated internally ternal source)	from BRG)			
bit 6	TX9: 9-bit Tran 1 = Selects 9 0 = Selects 8	smit Enable bit -bit transmission -bit transmission					
bit 5	TXEN: Transm1 = Transmit e0 = Transmit e	it Enable bit ⁽¹⁾ enabled disabled					
bit 4	SYNC: EUSAR 1 = Synchrono 0 = Asynchron	T Mode Select bi ous mode nous mode	t				
bit 3	SENDB: Send Asynchronous 1 = Send Synu 0 = Sync Breat Synchronous m Don't care	Break Character mode: c Break on next tr ak transmission co node:	bit ansmission (c ompleted	leared by hardwa	are upon completi	on)	
bit 2	BRGH: High Back Asynchronous 1 = High spee 0 = Low speed Synchronous m Unused in this	aud Rate Select b <u>mode</u> : d d <u>node:</u> mode	it				
bit 1	TRMT: Transm 1 = TSR empt 0 = TSR full	it Shift Register S y	tatus bit				
bit 0	TX9D: Ninth bit Can be address	t of Transmit Data s/data bit or a par	ity bit.				
Note 1: SR	EN/CREN overrid	les TXEN in Sync	mode.				

FIGURE 25-10: TIMER0 AND TIMER1 EXTERNAL CLOCK TIMINGS



TABLE 25-5: TIMER0 AND TIMER1 EXTERNAL CLOCK REQUIREMENTS

Operatir	ng Temperatur	e -40°C ≤ 1	TA ≤ +125°C	e slated)					
Param No.	Sym.		Characteristic		Min.	Тур†	Max.	Units	Conditions
40*	T⊤0H	T0CKI High Pulse Width No F With		No Prescaler	0.5 Tcy + 20	_		ns	
				With Prescaler	10	—	_	ns	
41*	T⊤0L	T0CKI Low Pulse Width		No Prescaler	0.5 Tcy + 20	—	_	ns	
				With Prescaler	10	—	_	ns	
42*	Тт0Р	T0CKI Period	1	Greater of: 20 or <u>Tcy + 40</u> N		_	ns	N = prescale value	
45*	T⊤1H	T1CKI High Time	Synchronous, No Prescaler		0.5 Tcy + 20	—	_	ns	
			Synchronous, with Prescaler		15	—	_	ns	
			Asynchronous		30	_	_	ns	
46*	TT1L	T1CKI Low Time	Synchronous, No Prescaler		0.5 Tcy + 20	—	_	ns	
			Synchronous, with Prescaler		15	—	_	ns	
			Asynchronous		30	_	_	ns	
47*	TT1P	T1CKI Input Period	Synchronous		Greater of: 30 or <u>Tcy + 40</u> N	—	_	ns	N = prescale value
			Asynchronous		60	_		ns	
48	F⊤1	Timer1 Oscill (oscillator en	imer1 Oscillator Input Frequency Range oscillator enabled by setting bit SOSCEN)			32.768	33.1	kHz	
49*	TCKEZTMR1	Delay from E Increment	xternal Clock Ec	2 Tosc	—	7 Tosc	_	Timers in Sync mode	

Standard Operating Conditions (unless otherwise stated)

* These parameters are characterized but not tested.

Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not † tested.

FIGURE 25-11: CAPTURE/COMPARE/PWM TIMINGS (CCP)



TABLE 25-6: CAPTURE/COMPARE/PWM REQUIREMENTS (CCP)

Standard Operating Conditions (unless otherwise stated)Operating Temperature $-40^{\circ}C \le TA \le +125^{\circ}C$								
Param No.	Sym.	Characteristic		Min.	Тур†	Max.	Units	Conditions
CC01*	TccL	CCP Input Low Time	No Prescaler	0.5Tcy + 20			ns	
			With Prescaler	20			ns	
CC02*	ТссН	CCP Input High Time	No Prescaler	0.5Tcy + 20	_	_	ns	
			With Prescaler	20			ns	
CC03*	TccP	CCP Input Period		<u>3Tcy + 40</u> N	_	_	ns	N = prescale value

* These parameters are characterized but not tested.

† Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.





FIGURE 26-12: IDD MAXIMUM, EXTERNAL CLOCK (ECM), MEDIUM-POWER MODE, PIC16LF1526 ONLY









PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

PART NO.	. <u>[X]⁽¹⁾ - X /XX</u> │ │ │	<u>xxx</u>	Exar	nples:	
Device	Tape and Reel Temperature Package Option Range	Pattern	a)	PIC16F Tape an Industria QFN pa QTP pa	1526T - I/MR 301 Id Reel, al temperature, ickage, Itern #301
Device:	PIC16F1526, PIC16LF1526 PIC16F1527, PIC16LF1527		b) c)	PIC16F Industria TQFP p PIC16F	1527 - I/PT al temperature vackage 1527 - E/MR
Tape and Reel Option:	Blank = Standard packaging (tube or tray) T = Tape and Reel ⁽¹⁾			QFN pa	ickage
Temperature Range:	I = -40° C to $+85^{\circ}$ C (Industrial) E = -40° C to $+125^{\circ}$ C (Extended)		Note	1:	Tape and Reel identifier only appears in the catalog part number description. This
Package: ⁽²⁾	MR = Plastic Quad Flat, no lead (QFN) PT = Plastic Thin Quad Flatpack (TQFP)				identifier is used for ordering purposes and is not printed on the device package. Check with your Microchip Sales Office for package availability with the Tape and
Pattern:	QTP, SQTP, Code or Special Requirements (blank otherwise)			2:	Reel option. Small form-factor packaging options may be available. Please check <u>www.microchip.com/packaging</u> for small- form factor package availability, or contact your local Sales Office.