




Welcome to [E-XFL.COM](https://www.e-xfl.com)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

|                            |                                                                                                                                                                     |
|----------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Product Status             | Active                                                                                                                                                              |
| Core Processor             | PIC                                                                                                                                                                 |
| Core Size                  | 8-Bit                                                                                                                                                               |
| Speed                      | 20MHz                                                                                                                                                               |
| Connectivity               | I <sup>2</sup> C, LINbus, SPI, UART/USART                                                                                                                           |
| Peripherals                | Brown-out Detect/Reset, POR, PWM, WDT                                                                                                                               |
| Number of I/O              | 54                                                                                                                                                                  |
| Program Memory Size        | 28KB (16K x 14)                                                                                                                                                     |
| Program Memory Type        | FLASH                                                                                                                                                               |
| EEPROM Size                | -                                                                                                                                                                   |
| RAM Size                   | 1.5K x 8                                                                                                                                                            |
| Voltage - Supply (Vcc/Vdd) | 1.8V ~ 3.6V                                                                                                                                                         |
| Data Converters            | A/D 30x10b                                                                                                                                                          |
| Oscillator Type            | Internal                                                                                                                                                            |
| Operating Temperature      | -40°C ~ 85°C (TA)                                                                                                                                                   |
| Mounting Type              | Surface Mount                                                                                                                                                       |
| Package / Case             | 64-TQFP                                                                                                                                                             |
| Supplier Device Package    | 64-TQFP (10x10)                                                                                                                                                     |
| Purchase URL               | <a href="https://www.e-xfl.com/product-detail/microchip-technology/pic16lf1527-i-pt">https://www.e-xfl.com/product-detail/microchip-technology/pic16lf1527-i-pt</a> |

# PIC16(L)F1526/7

**TABLE 3-2: SPECIAL FUNCTION REGISTER SUMMARY (CONTINUED)**

| Addr              | Name        | Bit 7                                                               | Bit 6                                                       | Bit 5 | Bit 4                                        | Bit 3 | Bit 2  | Bit 1   | Bit 0  | Value on POR, BOR | Value on all other Resets |
|-------------------|-------------|---------------------------------------------------------------------|-------------------------------------------------------------|-------|----------------------------------------------|-------|--------|---------|--------|-------------------|---------------------------|
| Bank 31           |             |                                                                     |                                                             |       |                                              |       |        |         |        |                   |                           |
| F8Ch<br>—<br>FE3h | —           | Unimplemented                                                       |                                                             |       |                                              |       |        |         |        | —                 | —                         |
| FE4h              | STATUS_SHAD | —                                                                   | —                                                           | —     | —                                            | —     | Z_SHAD | DC_SHAD | C_SHAD | ---- -xxx         | ---- -uuu                 |
| FE5h              | WREG_SHAD   | Working Register Normal (Non-ICD) Shadow                            |                                                             |       |                                              |       |        |         |        | xxxx xxxx         | uuuu uuuu                 |
| FE6h              | BSR_SHAD    | —                                                                   | —                                                           | —     | Bank Select Register Normal (Non-ICD) Shadow |       |        |         |        | -- -x xxxx        | -- -u uuuu                |
| FE7h              | PCLATH_SHAD | —                                                                   | Program Counter Latch High Register Normal (Non-ICD) Shadow |       |                                              |       |        |         |        | -xxx xxxx         | uuuu uuuu                 |
| FE8h              | FSR0L_SHAD  | Indirect Data Memory Address 0 Low Pointer Normal (Non-ICD) Shadow  |                                                             |       |                                              |       |        |         |        | xxxx xxxx         | uuuu uuuu                 |
| FE9h              | FSR0H_SHAD  | Indirect Data Memory Address 0 High Pointer Normal (Non-ICD) Shadow |                                                             |       |                                              |       |        |         |        | xxxx xxxx         | uuuu uuuu                 |
| FEAh              | FSR1L_SHAD  | Indirect Data Memory Address 1 Low Pointer Normal (Non-ICD) Shadow  |                                                             |       |                                              |       |        |         |        | xxxx xxxx         | uuuu uuuu                 |
| FEBh              | FSR1H_SHAD  | Indirect Data Memory Address 1 High Pointer Normal (Non-ICD) Shadow |                                                             |       |                                              |       |        |         |        | xxxx xxxx         | uuuu uuuu                 |
| FECh              | —           | Unimplemented                                                       |                                                             |       |                                              |       |        |         |        | —                 | —                         |
| FEDh              | STKPTR      | —                                                                   | —                                                           | —     | Current Stack Pointer                        |       |        |         |        | -- -1 1111        | -- -1 1111                |
| FEFh              | TOSL        | Top of Stack Low byte                                               |                                                             |       |                                              |       |        |         |        | xxxx xxxx         | uuuu uuuu                 |
| FEFh              | TOSH        | —                                                                   | Top of Stack High byte                                      |       |                                              |       |        |         |        | -xxx xxxx         | -uuu uuuu                 |


Legend: x = unknown, u = unchanged, q = value depends on condition, - = unimplemented, read as '0', r = reserved.  
Shaded locations are unimplemented, read as '0'.

- Note 1:** PIC16F1526/7 only.  
**Note 2:** Unimplemented, read as '1'.

## 3.6 PCL and PCLATH

The Program Counter (PC) is 15 bits wide. The low byte comes from the PCL register, which is a readable and writable register. The high byte (PC<14:8>) is not directly readable or writable and comes from PCLATH. On any Reset, the PC is cleared. Figure 3-4 shows the five situations for the loading of the PC.

**FIGURE 3-4: LOADING OF PC IN DIFFERENT SITUATIONS**



### 3.6.1 MODIFYING PCL

Executing any instruction with the PCL register as the destination simultaneously causes the Program Counter PC<14:8> bits (PCH) to be replaced by the contents of the PCLATH register. This allows the entire contents of the program counter to be changed by writing the desired upper 7 bits to the PCLATH register. When the lower 8 bits are written to the PCL register, all 15 bits of the program counter will change to the values contained in the PCLATH register and those being written to the PCL register.

### 3.6.2 COMPUTED GOTO

A computed GOTO is accomplished by adding an offset to the program counter (ADDWF PCL). When performing a table read using a computed GOTO method, care should be exercised if the table location crosses a PCL memory boundary (each 256-byte block). Refer to Application Note AN556, "Implementing a Table Read" (DS00556).

### 3.6.3 COMPUTED FUNCTION CALLS

A computed function CALL allows programs to maintain tables of functions and provide another way to execute state machines or look-up tables. When performing a table read using a computed function CALL, care should be exercised if the table location crosses a PCL memory boundary (each 256-byte block).

If using the CALL instruction, the PCH<2:0> and PCL registers are loaded with the operand of the CALL instruction. PCH<6:3> is loaded with PCLATH<6:3>.

The CALLW instruction enables computed calls by combining PCLATH and W to form the destination address. A computed CALLW is accomplished by loading the W register with the desired address and executing CALLW. The PCL register is loaded with the value of W and PCH is loaded with PCLATH.


### 3.6.4 BRANCHING

The branching instructions add an offset to the PC. This allows relocatable code and code that crosses page boundaries. There are two forms of branching, BRW and BRA. The PC will have incremented to fetch the next instruction in both cases. When using either branching instruction, a PCL memory boundary may be crossed.

If using BRW, load the W register with the desired unsigned address and execute BRW. The entire PC will be loaded with the address PC + 1 + W.

If using BRA, the entire PC will be loaded with PC + 1 +, the signed value of the operand of the BRA instruction.

**FIGURE 6-2: BROWN-OUT SITUATIONS**



## 6.3 Register Definitions: BOR Control

**REGISTER 6-1: BORCON: BROWN-OUT RESET CONTROL REGISTER**

| R/W-1/u | R/W-0/u | U-0 | U-0 | U-0 | U-0 | U-0 | R-q/u  |
|---------|---------|-----|-----|-----|-----|-----|--------|
| SBOREN  | BORFS   | —   | —   | —   | —   | —   | BORRDY |
| bit 7   |         |     |     |     |     |     | bit 0  |

### Legend:

|                      |                      |                                                       |
|----------------------|----------------------|-------------------------------------------------------|
| R = Readable bit     | W = Writable bit     | U = Unimplemented bit, read as '0'                    |
| u = Bit is unchanged | x = Bit is unknown   | -n/n = Value at POR and BOR/Value at all other Resets |
| '1' = Bit is set     | '0' = Bit is cleared | q = Value depends on condition                        |

bit 7 **SBOREN:** Software Brown-out Reset Enable bit<sup>(1)</sup>

If  $\text{BOREN} < 1:0 > \neq 01$ :

SBOREN is read/write, but has no effect on the BOR.

If  $\text{BOREN} < 1:0 > = 01$ :

1 = BOR Enabled

0 = BOR Disabled

bit 6 **BORFS:** Brown-out Reset Fast Start bit<sup>(1)</sup>

If  $\text{BOREN} < 1:0 > = 11$  (Always on) or  $\text{BOREN} < 1:0 > = 00$  (Always off)

BORFS is Read/Write, but has no effect.

If  $\text{BOREN} < 1:0 > = 10$  (Disabled in Sleep) or  $\text{BOREN} < 1:0 > = 01$  (Under software control):

1 = Band gap is forced on always (covers sleep/wake-up/operating cases)

0 = Band gap operates normally, and may turn off

bit 5-1 **Unimplemented:** Read as '0'

bit 0 **BORRDY:** Brown-out Reset Circuit Ready Status bit

1 = The Brown-out Reset circuit is active

0 = The Brown-out Reset circuit is inactive

**Note 1:**  $\text{BOREN} < 1:0 >$  bits are located in Configuration Words.

## REGISTER 7-8: PIR3: PERIPHERAL INTERRUPT REQUEST REGISTER 3

|         |         |         |         |         |         |         |         |
|---------|---------|---------|---------|---------|---------|---------|---------|
| R/W-0/0 | R/W-0/0 | R/W-0/0 | R/W-0/0 | R/W-0/0 | R/W-0/0 | R/W-0/0 | R/W-0/0 |
| CCP6IF  | CCP5IF  | CCP4IF  | CCP3IF  | TMR6IF  | TMR5IF  | TMR4IF  | TMR3IF  |
| bit 7   |         |         |         |         |         |         | bit 0   |

### Legend:

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

u = Bit is unchanged

x = Bit is unknown

-n/n = Value at POR and BOR/Value at all other Resets

'1' = Bit is set

'0' = Bit is cleared

|       |                                                                                                                 |
|-------|-----------------------------------------------------------------------------------------------------------------|
| bit 7 | <b>CCP6IF:</b> CCP6 Interrupt Flag bit<br>1 = Interrupt is pending<br>0 = Interrupt is not pending              |
| bit 6 | <b>CCP5IF:</b> CCP5 Interrupt Flag bit<br>1 = Interrupt is pending<br>0 = Interrupt is not pending              |
| bit 5 | <b>CCP4IF:</b> CCP4 Interrupt Flag bit<br>1 = Interrupt is pending<br>0 = Interrupt is not pending              |
| bit 4 | <b>CCP3IF:</b> CCP3 Interrupt Flag bit<br>1 = Interrupt is pending<br>0 = Interrupt is not pending              |
| bit 3 | <b>TMR6IF:</b> TMR6 to PR6 Match Interrupt Flag bit<br>1 = Interrupt is pending<br>0 = Interrupt is not pending |
| bit 2 | <b>TMR5IF:</b> Timer5 Overflow Interrupt Flag bit<br>1 = Interrupt is pending<br>0 = Interrupt is not pending   |
| bit 1 | <b>TMR4IF:</b> TMR4 to PR4 Match Interrupt Flag bit<br>1 = Interrupt is pending<br>0 = Interrupt is not pending |
| bit 0 | <b>TMR3IF:</b> Timer3 Overflow Interrupt Flag bit<br>1 = Interrupt is pending<br>0 = Interrupt is not pending   |

**Note:** Interrupt flag bits are set when an interrupt condition occurs, regardless of the state of its corresponding enable bit or the Global Enable bit, GIE, of the INTCON register. User software should ensure the appropriate interrupt flag bits are clear prior to enabling an interrupt.

## 12.15 PORTG Registers

### 12.15.1 DATA REGISTER

PORTG is a 6-bit wide, bidirectional port. The corresponding data direction register is TRISG (Register 12-29). Setting a TRISG bit (= 1) will make the corresponding PORTG pin an input (i.e., disable the output driver). Clearing a TRISG bit (= 0) will make the corresponding PORTG pin an output (i.e., enables output driver and puts the contents of the output latch on the selected pin). The exception is RG5, which is input only and its TRIS bit will always read as '1'. Example 12-1 shows how to initialize an I/O port.

Reading the PORTG register (Register 12-28) reads the status of the pins, whereas writing to it will write to the PORT latch. All write operations are read-modify-write operations. Therefore, a write to a port implies that the port pins are read, this value is modified and then written to the PORT data latch (LATG).

### 12.15.2 DIRECTION CONTROL

The TRISG register (Register 12-29) controls the PORTG pin output drivers, even when they are being used as analog inputs. The user should ensure the bits in the TRISG register are maintained set when using them as analog inputs. I/O pins configured as analog input always read '0'.

### 12.15.3 ANALOG CONTROL

The ANSELG register (Register 12-31) is used to configure the Input mode of an I/O pin to analog. Setting the appropriate ANSELG bit high will cause all digital reads on the pin to be read as '0' and allow analog functions on the pin to operate correctly.

The state of the ANSELG bits has no effect on digital output functions. A pin with TRIS clear and ANSEL set will still operate as a digital output, but the Input mode will be analog. This can cause unexpected behavior when executing read-modify-write instructions on the affected port.

**Note:** The ANSELG bits default to the Analog mode after Reset. To use any pins as digital general purpose or peripheral inputs, the corresponding ANSEL bits must be initialized to '0' by user software.

### 12.15.4 PORTG FUNCTIONS AND OUTPUT PRIORITIES

Each PORTG pin is multiplexed with other functions. The pins, their combined functions and their output priorities are shown in Table 12-16.

When multiple outputs are enabled, the actual pin control goes to the peripheral with the highest priority.

Analog input functions, such as ADC, are not shown in the priority lists. These inputs are active when the I/O pin is set for Analog mode using the ANSELx registers. Digital output functions may control the pin when it is in Analog mode with the priority list.

**TABLE 12-16: PORTG OUTPUT PRIORITY**

| Pin Name | Function Priority <sup>(1)</sup> |
|----------|----------------------------------|
| RG0      | CCP3<br>RG0                      |
| RG1      | CK2<br>TX2<br>RG1                |
| RG2      | DT2<br>RG2                       |
| RG3      | CCP4<br>RG3                      |
| RG4      | CCP5<br>RG4                      |
| RG5      | Input only pin                   |

**Note 1:** Priority listed from highest to lowest.


## 16.0 ANALOG-TO-DIGITAL CONVERTER (ADC) MODULE

The Analog-to-Digital Converter (ADC) allows conversion of an analog input signal to a 10-bit binary representation of that signal. This device uses analog inputs, which are multiplexed into a single sample and hold circuit. The output of the sample and hold is connected to the input of the converter. The converter generates a 10-bit binary result via successive approximation and stores the conversion result into the ADC result registers (ADRESH:ADRESL register pair). Figure 16-1 shows the block diagram of the ADC.

The ADC voltage reference is software selectable to be either internally generated or externally supplied.

The ADC can generate an interrupt upon completion of a conversion. This interrupt can be used to wake-up the device from Sleep.

**FIGURE 16-1: ADC BLOCK DIAGRAM**



# PIC16(L)F1526/7

## 17.2 Register Definitions: Option Register

**REGISTER 17-1: OPTION\_REG: OPTION REGISTER**

| R/W-1/1 | R/W-1/1 | R/W-1/1 | R/W-1/1 | R/W-1/1 | R/W-1/1 | R/W-1/1 | R/W-1/1 |
|---------|---------|---------|---------|---------|---------|---------|---------|
| WPUEN   | INTEDG  | TMR0CS  | TMR0SE  | PSA     | PS<2:0> |         |         |
| bit 7   |         |         |         |         |         |         | bit 0   |

**Legend:**

R = Readable bit      W = Writable bit      U = Unimplemented bit, read as '0'  
u = Bit is unchanged      x = Bit is unknown      -n/n = Value at POR and BOR/Value at all other Resets  
'1' = Bit is set      '0' = Bit is cleared

- bit 7      **WPUEN:** Weak Pull-Up Enable bit  
1 = All weak pull-ups are disabled (except MCLR, if it is enabled)  
0 = Weak pull-ups are enabled by individual WPUA latch values
- bit 6      **INTEDG:** Interrupt Edge Select bit  
1 = Interrupt on rising edge of INT pin  
0 = Interrupt on falling edge of INT pin
- bit 5      **TMR0CS:** Timer0 Clock Source Select bit  
1 = Transition on T0CKI pin  
0 = Internal instruction cycle clock (Fosc/4)
- bit 4      **TMR0SE:** Timer0 Source Edge Select bit  
1 = Increment on high-to-low transition on T0CKI pin  
0 = Increment on low-to-high transition on T0CKI pin
- bit 3      **PSA:** Prescaler Assignment bit  
1 = Prescaler is not assigned to the Timer0 module  
0 = Prescaler is assigned to the Timer0 module
- bit 2-0      **PS<2:0>:** Prescaler Rate Select bits

| Bit Value | Timer0 Rate |
|-----------|-------------|
| 000       | 1 : 2       |
| 001       | 1 : 4       |
| 010       | 1 : 8       |
| 011       | 1 : 16      |
| 100       | 1 : 32      |
| 101       | 1 : 64      |
| 110       | 1 : 128     |
| 111       | 1 : 256     |

**TABLE 17-1: SUMMARY OF REGISTERS ASSOCIATED WITH TIMER0**

| Name       | Bit 7                  | Bit 6  | Bit 5  | Bit 4  | Bit 3  | Bit 2   | Bit 1  | Bit 0  | Register on Page |
|------------|------------------------|--------|--------|--------|--------|---------|--------|--------|------------------|
| INTCON     | GIE                    | PEIE   | TMR0IE | INTE   | IOCIE  | TMR0IF  | INTF   | IOCIF  | 76               |
| OPTION_REG | WPUEN                  | INTEDG | TMR0CS | TMR0SE | PSA    | PS<2:0> |        |        | 158              |
| TMR0       | Timer0 Module Register |        |        |        |        |         |        |        | 156*             |
| TRISA      | TRISA7                 | TRISA6 | TRISA5 | TRISA4 | TRISA3 | TRISA2  | TRISA1 | TRISA0 | 114              |

**Legend:** — = Unimplemented locations, read as '0'. Shaded cells are not used by the Timer0 module.

\* Page provides register information.

## 18.0 TIMER1/3/5 MODULE WITH GATE CONTROL

The Timer1/3/5 module is a 16-bit timer/counter with the following features:


- 16-bit timer/counter register pair (TMRxH:TMRxL)
- Programmable internal or external clock source
- 2-bit prescaler
- Dedicated 32 kHz oscillator circuit
- Optionally synchronized comparator out
- Multiple Timer1/3/5 gate (count enable) sources
- Interrupt on overflow
- Wake-up on overflow (external clock, Asynchronous mode only)
- Time base for the Capture/Compare function
- Auto-conversion Trigger (with CCP)
- Selectable Gate Source Polarity

- Gate Toggle mode
- Gate Single-pulse mode
- Gate Value Status
- Gate Event Interrupt

Figure 18-1 is a block diagram of the Timer1/3/5 module.

**Note:** The 'x' variable used in this section is used to designate Timer1, Timer3 or Timer5. For example, TxCON references T1CON, T3CON or T5CON. PRx references PR1, PR3 or PR5.

**FIGURE 18-1: TIMER1/3/5 BLOCK DIAGRAM**



# PIC16(L)F1526/7

## 18.3 Timer1/3/5 Prescaler

Timer1/3/5 has four prescaler options allowing 1, 2, 4 or 8 divisions of the clock input. The TxCKPS bits of the TxCON register control the prescale counter. The prescale counter is not directly readable or writable; however, the prescaler counter is cleared upon a write to TMRxH or TMRxL.

## 18.4 Timer1/3/5 Oscillator

A dedicated low-power 32.768 kHz oscillator circuit is built-in between pins SOSC1 (input) and SOSCO (amplifier output). This internal circuit is to be used in conjunction with an external 32.768 kHz crystal.

The oscillator circuit is enabled by setting the SOSSEN bit of the TxCON register. The oscillator will continue to run during Sleep.

**Note:** The oscillator requires a start-up and stabilization time before use. Thus, SOSSEN should be set and a suitable delay observed prior to enabling Timer1/3/5.

## 18.5 Timer1/3/5 Operation in Asynchronous Counter Mode

If control bit  $\overline{\text{TxSYNC}}$  of the TxCON register is set, the external clock input is not synchronized. The timer increments asynchronously to the internal phase clocks. If the external clock source is selected then the timer will continue to run during Sleep and can generate an interrupt on overflow, which will wake-up the processor. However, special precautions in software are needed to read/write the timer (see Section 18.5.1 “Reading and Writing Timer1/3/5 in Asynchronous Counter Mode”).

**Note:** When switching from synchronous to asynchronous operation, it is possible to skip an increment. When switching from asynchronous to synchronous operation, it is possible to produce an additional increment.

### 18.5.1 READING AND WRITING TIMER1/3/5 IN ASYNCHRONOUS COUNTER MODE

Reading TMRxH or TMRxL while the timer is running from an external asynchronous clock will ensure a valid read (taken care of in hardware). However, the user should keep in mind that reading the 16-bit timer in two 8-bit values itself, poses certain problems, since the timer may overflow between the reads.

For writes, it is recommended that the user simply stop the timer and write the desired values. A write contention may occur by writing to the timer registers, while the register is incrementing. This may produce an unpredictable value in the TMRxH:TMRxL register pair.

## 18.6 Timer1/3/5 Gate

Timer1/3/5 can be configured to count freely or the count can be enabled and disabled using Timer1/3/5 gate circuitry. This is also referred to as Timer1/3/5 Gate Enable.

Timer1/3/5 gate can also be driven by multiple selectable sources.

### 18.6.1 TIMER1/3/5 GATE ENABLE


The Timer1/3/5 Gate Enable mode is enabled by setting the TMRxGE bit of the TxGCON register. The polarity of the Timer1/3/5 Gate Enable mode is configured using the TxGPOL bit of the TxGCON register.

When Timer1/3/5 Gate Enable mode is enabled, Timer1/3/5 will increment on the rising edge of the Timer1/3/5 clock source. When Timer1/3/5 Gate Enable mode is disabled, no incrementing will occur and Timer1/3/5 will hold the current count. See Figure 18-4 for timing details.

**TABLE 18-3: TIMER1/3/5 GATE ENABLE SELECTIONS**

| TxCCLK | TxGPOL | TxG | Timer1/3/5 Operation |
|--------|--------|-----|----------------------|
| ↑      | 0      | 0   | Counts               |
| ↑      | 0      | 1   | Holds Count          |
| ↑      | 1      | 0   | Holds Count          |
| ↑      | 1      | 1   | Counts               |

**FIGURE 18-7: TIMER1/3/5 GATE SINGLE-PULSE AND TOGGLE COMBINED MODE**



## 20.1.4 CCP PRESCALER

There are four prescaler settings specified by the CCPxM<3:0> bits of the CCPxCON register. Whenever the CCP module is turned off, or the CCP module is not in Capture mode, the prescaler counter is cleared. Any Reset will clear the prescaler counter.

Switching from one capture prescaler to another does not clear the prescaler and may generate a false interrupt. To avoid this unexpected operation, turn the module off by clearing the CCPxCON register before changing the prescaler. Equation 20-1 demonstrates the code to perform this function.

### EXAMPLE 20-1: CHANGING BETWEEN CAPTURE PRESCALERS

```
BANKSEL CCPxCON    ;Set Bank bits to point
                   ;to CCPxCON
CLRF    CCPxCON     ;Turn CCP module off
MOVLW   NEW_CAPT_PS ;Load the W reg with
                   ;the new prescaler
                   ;move value and CCP ON
MOVWF   CCPxCON     ;Load CCPxCON with this
                   ;value
```

## 20.1.5 CAPTURE DURING SLEEP

Capture mode depends upon the Timer1/3/5 module for proper operation. There are two options for driving the Timer1/3/5 module in Capture mode. It can be driven by the instruction clock (Fosc/4), or by an external clock source.

When Timer1/3/5 is clocked by Fosc/4, Timer1/3/5 will not increment during Sleep. When the device wakes from Sleep, Timer1/3/5 will continue from its previous state.

Capture mode will operate during Sleep when Timer1/3/5 is clocked by an external clock source.

## 20.1.6 ALTERNATE PIN LOCATIONS

This module incorporates I/O pins that can be moved to other locations with the use of the alternate pin function register, APFCON. To determine which pins can be moved and what their default locations are upon a reset, see **Section 12.1 “Alternate Pin Function”** for more information.

When one device is transmitting a logical one, or letting the line float, and a second device is transmitting a logical zero, or holding the line low, the first device can detect that the line is not a logical one. This detection, when used on the SCLx line, is called clock stretching. Clock stretching gives slave devices a mechanism to control the flow of data. When this detection is used on the SDAx line, it is called arbitration. Arbitration ensures that there is only one master device communicating at any single time.

## 21.3.1 CLOCK STRETCHING

When a slave device has not completed processing data, it can delay the transfer of more data through the process of clock stretching. An addressed slave device may hold the SCLx clock line low after receiving or sending a bit, indicating that it is not yet ready to continue. The master that is communicating with the slave will attempt to raise the SCLx line in order to transfer the next bit, but will detect that the clock line has not yet been released. Because the SCLx connection is open-drain, the slave has the ability to hold that line low until it is ready to continue communicating.

Clock stretching allows receivers that cannot keep up with a transmitter to control the flow of incoming data.

## 21.3.2 ARBITRATION

Each master device must monitor the bus for Start and Stop bits. If the device detects that the bus is busy, it cannot begin a new message until the bus returns to an Idle state.

However, two master devices may try to initiate a transmission on or about the same time. When this occurs, the process of arbitration begins. Each transmitter checks the level of the SDAx data line and compares it to the level that it expects to find. The first transmitter to observe that the two levels do not match, loses arbitration, and must stop transmitting on the SDAx line.

For example, if one transmitter holds the SDAx line to a logical one (lets it float) and a second transmitter holds it to a logical zero (pulls it low), the result is that the SDAx line will be low. The first transmitter then observes that the level of the line is different than expected and concludes that another transmitter is communicating.

The first transmitter to notice this difference is the one that loses arbitration and must stop driving the SDAx line. If this transmitter is also a master device, it also must stop driving the SCLx line. It then can monitor the lines for a Stop condition before trying to reissue its transmission. In the meantime, the other device that has not noticed any difference between the expected and actual levels on the SDAx line continues with its original transmission. It can do so without any complications, because so far, the transmission appears exactly as expected with no other transmitter disturbing the message.

Slave Transmit mode can also be arbitrated, when a master addresses multiple slaves, but this is less common.

If two master devices are sending a message to two different slave devices at the address stage, the master sending the lower slave address always wins arbitration. When two master devices send messages to the same slave address, and addresses can sometimes refer to multiple slaves, the arbitration process must continue into the data stage.

Arbitration usually occurs very rarely, but it is a necessary process for proper multi-master support.

# PIC16(L)F1526/7

## 21.4 I<sup>2</sup>C MODE OPERATION

All MSSPx I<sup>2</sup>C communication is byte oriented and shifted out MSb first. Six SFR registers and 2 interrupt flags interface the module with the PIC<sup>®</sup> microcontroller and user software. Two pins, SDAx and SCLx, are exercised by the module to communicate with other external I<sup>2</sup>C devices.

### 21.4.1 BYTE FORMAT

All communication in I<sup>2</sup>C is done in 9-bit segments. A byte is sent from a master to a slave or vice-versa, followed by an Acknowledge bit sent back. After the 8th falling edge of the SCLx line, the device outputting data on the SDAx changes that pin to an input and reads in an acknowledge value on the next clock pulse.

The clock signal, SCLx, is provided by the master. Data is valid to change while the SCLx signal is low, and sampled on the rising edge of the clock. Changes on the SDAx line while the SCLx line is high define special conditions on the bus, explained below.

### 21.4.2 DEFINITION OF I<sup>2</sup>C TERMINOLOGY

There is language and terminology in the description of I<sup>2</sup>C communication that have definitions specific to I<sup>2</sup>C. That word usage is defined below and may be used in the rest of this document without explanation. This table was adapted from the Philips I<sup>2</sup>C specification.

### 21.4.3 SDAX AND SCLX PINS

Selection of any I<sup>2</sup>C mode with the SSPEN bit set, forces the SCLx and SDAx pins to be open-drain. These pins should be set by the user to inputs by setting the appropriate TRIS bits.

**Note:** Data is tied to output zero when an I<sup>2</sup>C mode is enabled.

### 21.4.4 SDAX HOLD TIME

The hold time of the SDAx pin is selected by the SDAHT bit of the SSPxCON3 register. Hold time is the time SDAx is held valid after the falling edge of SCLx. Setting the SDAHT bit selects a longer 300 ns minimum hold time and may help on buses with large capacitance.

TABLE 21-2: I<sup>2</sup>C BUS TERMS

| TERM             | Description                                                                                                                                                                         |
|------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Transmitter      | The device which shifts data out onto the bus.                                                                                                                                      |
| Receiver         | The device which shifts data in from the bus.                                                                                                                                       |
| Master           | The device that initiates a transfer, generates clock signals and terminates a transfer.                                                                                            |
| Slave            | The device addressed by the master.                                                                                                                                                 |
| Multi-master     | A bus with more than one device that can initiate data transfers.                                                                                                                   |
| Arbitration      | Procedure to ensure that only one master at a time controls the bus. Winning arbitration ensures that the message is not corrupted.                                                 |
| Synchronization  | Procedure to synchronize the clocks of two or more devices on the bus.                                                                                                              |
| Idle             | No master is controlling the bus, and both SDAx and SCLx lines are high.                                                                                                            |
| Active           | Any time one or more master devices are controlling the bus.                                                                                                                        |
| Addressed Slave  | Slave device that has received a matching address and is actively being clocked by a master.                                                                                        |
| Matching Address | Address byte that is clocked into a slave that matches the value stored in SSPxADD.                                                                                                 |
| Write Request    | Slave receives a matching address with R/W bit clear, and is ready to clock in data.                                                                                                |
| Read Request     | Master sends an address byte with the R/W bit set, indicating that it wishes to clock data out of the Slave. This data is the next and all following bytes until a Restart or Stop. |
| Clock Stretching | When a device on the bus hold SCLx low to stall communication.                                                                                                                      |
| Bus Collision    | Any time the SDAx line is sampled low by the module while it is outputting and expected high state.                                                                                 |

# PIC16(L)F1526/7

## 21.5.2 SLAVE RECEPTION

When the  $\overline{R/\overline{W}}$  bit of a matching received address byte is clear, the  $\overline{R/\overline{W}}$  bit of the SSPxSTAT register is cleared. The received address is loaded into the SSPxBUF register and acknowledged.

When the overflow condition exists for a received address, then not Acknowledge is given. An overflow condition is defined as either bit BF of the SSPxSTAT register is set, or bit SSPOV of the SSPxCON1 register is set. The BOEN bit of the SSPxCON3 register modifies this operation. For more information see Register 21-4.

An MSSPx interrupt is generated for each transferred data byte. Flag bit, SSPxIF, must be cleared by software.

When the SEN bit of the SSPxCON2 register is set, SCLx will be held low (clock stretch) following each received byte. The clock must be released by setting the CKP bit of the SSPxCON1 register, except sometimes in 10-bit mode. See **Section 21.2.3 “SPI Master Mode”** for more detail.

### 21.5.2.1 7-bit Addressing Reception

This section describes a standard sequence of events for the MSSPx module configured as an I<sup>2</sup>C slave in 7-bit Addressing mode. Figure 21-14 and Figure 21-15 is used as a visual reference for this description.

This is a step by step process of what typically must be done to accomplish I<sup>2</sup>C communication.

1. Start bit detected.
2. S bit of SSPxSTAT is set; SSPxIF is set if interrupt on Start detect is enabled.
3. Matching address with  $\overline{R/\overline{W}}$  bit clear is received.
4. The slave pulls SDAx low sending an  $\overline{ACK}$  to the master, and sets SSPxIF bit.
5. Software clears the SSPxIF bit.
6. Software reads received address from SSPxBUF clearing the BF flag.
7. If SEN = 1; Slave software sets CKP bit to release the SCLx line.
8. The master clocks out a data byte.
9. Slave drives SDAx low sending an  $\overline{ACK}$  to the master, and sets SSPxIF bit.
10. Software clears SSPxIF.
11. Software reads the received byte from SSPxBUF clearing BF.
12. Steps 8-12 are repeated for all received bytes from the master.
13. Master sends Stop condition, setting P bit of SSPxSTAT, and the bus goes idle.

### 21.5.2.2 7-bit Reception with AHEN and DHEN

Slave device reception with AHEN and DHEN set operate the same as without these options with extra interrupts and clock stretching added after the 8th falling edge of SCLx. These additional interrupts allow the slave software to decide whether it wants to ACK the receive address or data byte, rather than the hardware. This functionality adds support for PMBus™ that was not present on previous versions of this module.

This list describes the steps that need to be taken by slave software to use these options for I<sup>2</sup>C communication. Figure 21-16 displays a module using both address and data holding. Figure 21-17 includes the operation with the SEN bit of the SSPxCON2 register set.

1. S bit of SSPxSTAT is set; SSPxIF is set if interrupt on Start detect is enabled.
2. Matching address with  $\overline{R/\overline{W}}$  bit clear is clocked in. SSPxIF is set and CKP cleared after the 8th falling edge of SCLx.
3. Slave clears the SSPxIF.
4. Slave can look at the ACKTIM bit of the SSPxCON3 register to determine if the SSPxIF was after or before the  $\overline{ACK}$ .
5. Slave reads the address value from SSPxBUF, clearing the BF flag.
6. Slave sets  $\overline{ACK}$  value clocked out to the master by setting ACKDT.
7. Slave releases the clock by setting CKP.
8. SSPxIF is set after an  $\overline{ACK}$ , not after a NACK.
9. If SEN = 1 the slave hardware will stretch the clock after the  $\overline{ACK}$ .
10. Slave clears SSPxIF.

**Note:** SSPxIF is still set after the 9th falling edge of SCLx even if there is no clock stretching and BF has been cleared. Only if NACK is sent to master is SSPxIF not set


11. SSPxIF set and CKP cleared after 8th falling edge of SCLx for a received data byte.
12. Slave looks at ACKTIM bit of SSPxCON3 to determine the source of the interrupt.
13. Slave reads the received data from SSPxBUF clearing BF.
14. Steps 7-14 are the same for each received data byte.
15. Communication is ended by either the slave sending an  $\overline{ACK} = 1$ , or the master sending a Stop condition. If a Stop is sent and Interrupt on Stop Detect is disabled, the slave will only know by polling the P bit of the SSTSTAT register.

# PIC16(L)F1526/7

## 21.6.2 CLOCK ARBITRATION

Clock arbitration occurs when the master, during any receive, transmit or Repeated Start/Stop condition, releases the SCLx pin (SCLx allowed to float high). When the SCLx pin is allowed to float high, the Baud Rate Generator (BRG) is suspended from counting until the SCLx pin is actually sampled high. When the SCLx pin is sampled high, the Baud Rate Generator is reloaded with the contents of SSPxADD<7:0> and begins counting. This ensures that the SCLx high time will always be at least one BRG rollover count in the event that the clock is held low by an external device (Figure 21-25).

**FIGURE 21-25: BAUD RATE GENERATOR TIMING WITH CLOCK ARBITRATION**



## 21.6.3 WCOL STATUS FLAG

If the user writes the SSPxBUF when a Start, Restart, Stop, Receive or Transmit sequence is in progress, the WCOL is set and the contents of the buffer are unchanged (the write does not occur). Any time the WCOL bit is set it indicates that an action on SSPxBUF was attempted while the module was not Idle.

**Note:** Because queueing of events is not allowed, writing to the lower 5 bits of SSPxCON2 is disabled until the Start condition is complete.

# PIC16(L)F1526/7

**TABLE 21-3: SUMMARY OF REGISTERS ASSOCIATED WITH I<sup>2</sup>C OPERATION**

| Name     | Bit 7                                  | Bit 6   | Bit 5        | Bit 4  | Bit 3     | Bit 2        | Bit 1  | Bit 0  | Reset Values on Page: |
|----------|----------------------------------------|---------|--------------|--------|-----------|--------------|--------|--------|-----------------------|
| INTCON   | GIE                                    | PEIE    | TMR0IE       | INTE   | IOCFIE    | TMR0IF       | INTF   | IOCF   | 76                    |
| PIE1     | TMR1GIE                                | ADIE    | RC1IE        | TX1IE  | SSP1IE    | CCP1IE       | TMR2IE | TMR1IE | 77                    |
| PIE2     | OSFIE                                  | TMR5GIE | TMR3GIE      | —      | BCL1IE    | TMR10IE      | TMR8IE | CCP2IE | 78                    |
| PIE4     | CCP10IE                                | CCP9IE  | RC2IE        | TX2IE  | CCP8IE    | CCP7IE       | BCL2IE | SSP2IE | 80                    |
| PIR1     | TMR1GIF                                | ADIF    | RC1IF        | TX1IF  | SSP1IF    | CCP1IF       | TMR2IF | TMR1IF | 81                    |
| PIR2     | OSFIF                                  | TMR5GIF | TMR3GIF      | —      | BCL1IF    | TMR10IF      | TMR8IF | CCP2IF | 82                    |
| PIR4     | CCP10IF                                | CCP9IF  | RC2IF        | TX2IF  | CCP8IF    | CCP7IF       | BCL2IF | SSP2IF | 84                    |
| SSP1ADD  | ADD<7:0>                               |         |              |        |           |              |        |        | 247                   |
| SSP2ADD  | ADD<7:0>                               |         |              |        |           |              |        |        | 247                   |
| SSP1BUF  | MSSPx Receive Buffer/Transmit Register |         |              |        |           |              |        |        | 197*                  |
| SSP2BUF  | MSSPx Receive Buffer/Transmit Register |         |              |        |           |              |        |        | 197*                  |
| SSP1CON1 | WCOL                                   | SSPOV   | SSPEN        | CKP    | SSPM<3:0> |              |        |        | 244                   |
| SSP2CON1 | WCOL                                   | SSPOV   | SSPEN        | CKP    | SSPM<3:0> |              |        |        | 244                   |
| SSP1CON2 | GCEN                                   | ACKSTAT | ACKDT        | ACKEN  | RCEN      | PEN          | RSEN   | SEN    | 245                   |
| SSP2CON2 | GCEN                                   | ACKSTAT | ACKDT        | ACKEN  | RCEN      | PEN          | RSEN   | SEN    | 245                   |
| SSP1CON3 | ACKTIM                                 | PCIE    | SCIE         | BOEN   | SDAHT     | SBCDE        | AHEN   | DHEN   | 246                   |
| SSP2CON3 | ACKTIM                                 | PCIE    | SCIE         | BOEN   | SDAHT     | SBCDE        | AHEN   | DHEN   | 246                   |
| SSP1MSK  | MSK<7:0>                               |         |              |        |           |              |        |        | 247                   |
| SSP2MSK  | MSK<7:0>                               |         |              |        |           |              |        |        | 247                   |
| SSP1STAT | SMP                                    | CKE     | D/ $\bar{A}$ | P      | S         | R/ $\bar{W}$ | UA     | BF     | 242                   |
| SSP2STAT | SMP                                    | CKE     | D/ $\bar{A}$ | P      | S         | R/ $\bar{W}$ | UA     | BF     | 242                   |
| TRISC    | TRISC7                                 | TRISC6  | TRISC5       | TRISC4 | TRISC3    | TRISC2       | TRISC1 | TRISC0 | 120                   |
| TRISD    | TRISD7                                 | TRISD6  | TRISD5       | TRISD4 | TRISD3    | TRISD2       | TRISD1 | TRISD0 | 123                   |

**Legend:** — = unimplemented location, read as '0'. Shaded cells are not used by the MSSP module in I<sup>2</sup>C mode.

\* Page provides register information.

**Note 1:** PIC16(L)F1527 only.

## DECFSZ Decrement f, Skip if 0

**Syntax:** `[label] DECFSZ f,d`

**Operands:**  $0 \leq f \leq 127$   
 $d \in [0,1]$

**Operation:**  $(f) - 1 \rightarrow (\text{destination});$   
skip if result = 0

**Status Affected:** None

**Description:** The contents of register 'f' are decremented. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is placed back in register 'f'. If the result is '1', the next instruction is executed. If the result is '0', then a NOP is executed instead, making it a 2-cycle instruction.

## INCFSZ Increment f, Skip if 0

**Syntax:** `[label] INCFSZ f,d`

**Operands:**  $0 \leq f \leq 127$   
 $d \in [0,1]$

**Operation:**  $(f) + 1 \rightarrow (\text{destination});$   
skip if result = 0

**Status Affected:** None

**Description:** The contents of register 'f' are incremented. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is placed back in register 'f'. If the result is '1', the next instruction is executed. If the result is '0', a NOP is executed instead, making it a 2-cycle instruction.

## GOTO Unconditional Branch

**Syntax:** `[label] GOTO k`

**Operands:**  $0 \leq k \leq 2047$

**Operation:**  $k \rightarrow PC<10:0>$   
 $PCLATH<6:3> \rightarrow PC<14:11>$

**Status Affected:** None

**Description:** GOTO is an unconditional branch. The eleven-bit immediate value is loaded into PC bits <10:0>. The upper bits of PC are loaded from PCLATH<4:3>. GOTO is a 2-cycle instruction.

## IORLW Inclusive OR literal with W

**Syntax:** `[label] IORLW k`

**Operands:**  $0 \leq k \leq 255$

**Operation:**  $(W) .OR. k \rightarrow (W)$

**Status Affected:** Z

**Description:** The contents of the W register are OR'ed with the 8-bit literal 'k'. The result is placed in the W register.

## INCF Increment f

**Syntax:** `[label] INCF f,d`

**Operands:**  $0 \leq f \leq 127$   
 $d \in [0,1]$

**Operation:**  $(f) + 1 \rightarrow (\text{destination})$

**Status Affected:** Z

**Description:** The contents of register 'f' are incremented. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is placed back in register 'f'.

## IORWF Inclusive OR W with f

**Syntax:** `[label] IORWF f,d`

**Operands:**  $0 \leq f \leq 127$   
 $d \in [0,1]$

**Operation:**  $(W) .OR. (f) \rightarrow (\text{destination})$

**Status Affected:** Z

**Description:** Inclusive OR the W register with register 'f'. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is placed back in register 'f'.

# PIC16(L)F1526/7

FIGURE 26-19:  $I_{DD}$ , LFINTOSC,  $F_{osc} = 31\text{ kHz}$ , PIC16LF1526 ONLY







FIGURE 26-20:  $I_{DD}$ , LFINTOSC,  $F_{osc} = 31\text{ kHz}$ , PIC16F1526/7 ONLY



**FIGURE 26-33:  $I_{PD}$ , WATCHDOG TIMER (WDT), PIC16LF1526 ONLY**



**FIGURE 26-34:  $I_{PD}$ , WATCHDOG TIMER (WDT), PIC16F1526/7 ONLY**



# PIC16(L)F1526/7

FIGURE 26-47: POR RELEASE VOLTAGE




FIGURE 26-48: POR REARM VOLTAGE, PIC16F1526/7 ONLY

