



Welcome to **E-XFL.COM** 

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Obsolete
Core Processor	Z8
Core Size	8-Bit
Speed	10MHz
Connectivity	-
Peripherals	WDT
Number of I/O	13
Program Memory Size	512B (512 x 8)
Program Memory Type	ОТР
EEPROM Size	-
RAM Size	32 x 8
Voltage - Supply (Vcc/Vdd)	3.5V ~ 5.5V
Data Converters	-
Oscillator Type	Internal
Operating Temperature	0°C ~ 70°C (TA)
Mounting Type	Surface Mount
Package / Case	20-SSOP (0.209", 5.30mm Width)
Supplier Device Package	-
Purchase URL	https://www.e-xfl.com/product-detail/zilog/z8e00010hsg

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

# **PIN DESCRIPTION**




Figure 3. 18-Pin DIP/SOIC Pin Identification

Table 1. 18-Pin DIP/SOIC Pin Assignments

Standard M	ode		
Pin#	Symbol	Function	Direction
1–4	PB1-PB4	Port B, Pins 1,2,3,4	In/Output
5	RESET	Reset	Input
6–9	PA7-PA4	Port A, Pins 7,6,5,4	In/Output
10–13	PA3-PA0	Port A, Pins 3,2,1,0	In/Output
14	V <sub>CC</sub>	Power Supply	3 3 3 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4
15	V <sub>SS</sub>	Ground	
16	XTAL2	Crystal Oscillator Clock	Output
17	XTAL1	Crystal Oscillator Clock	Input
18	PB0	Port B, Pin 0	In/Output

# PIN DESCRIPTION (Continued)




Figure 5. 20-Pin SSOP Pin Identification

 Table 3. 20-Pin SSOP Pin Assignments

Standard Mo	ode	•	
Pin#	Symbol	Function	Direction
1–4	PB1-PB4	Port B, Pins 1,2,3,4	In/Output
5	RESET	Reset	Input
6	NC	No Connection	
7–10	PA7-PA4	Port A, Pins 7,6,5,4	In/Output
11–14	PA3-PA0	Port A, Pins 3,2,1,0	In/Output
15	NC	No Connection	
16	V <sub>CC</sub>	Power Supply	
17	V <sub>SS</sub>	Ground	
18	XTAL2	Crystal Oscillator Clock	Output
19	XTAL1	Crystal Oscillator Clock	Input
20	PB0	Port B, Pin 0	In/Output




Figure 6. 20-Pin SSOP Pin Identification; EPROM Programming Mode

Table 4. 20-Pin SSOP Pin Assignments; EPROM Programming Mode

EPROM Programming Mode							
Pin # Symbol		Function	Direction				
1	PGM	Program Mode	Input				
2–4	GND	Ground					
5	ADCLR/V <sub>PP</sub>	Clear Clock/Program Voltage	Input				
6	NC	No Connection					
7–10	D7-D4	Data 7,6,5,4	In/Output				
11–14	D3-D0	Data 3,2,1,0	In/Output				
15	NC	No Connection					
16	V <sub>DD</sub>	Power Supply					
17	GND	Ground					
18	NC	No Connection					
19	XTAL1	1 MHz Clock	Input				
20	ADCLK	Address Clock	Input				

# STANDARD TEST CONDITIONS

The characteristics listed below apply for standard test conditions as noted. All voltages are referenced to Ground. Positive current flows into the referenced pin (Figure 7).




Figure 7. Test Load Diagram

# **CAPACITANCE**

 $T_A = 25$ °C,  $V_{CC} = GND = 0V$ , f = 1.0 MHz, unmeasured pins returned to GND.

Parameter	Min	Max
Input capacitance	0	12 pF
Output capacitance	0	12 pF
I/O capacitance	0	12 pF

# DC ELECTRICAL CHARACTERISTICS

			$T_A = 0$ °C	to +70°C				
Sym	Parameter	V <sub>CC</sub> <sup>1</sup>	Min	Max	Typical @ 25°C <sup>2</sup>	Units	Conditions	Notes
V <sub>CH</sub>	Clock Input High Voltage	3.5V	0.7V <sub>CC</sub>	V <sub>CC</sub> +0.3	1.3	V	Driven by External Clock Generator	
		5.5V	0.7V <sub>CC</sub>	V <sub>CC</sub> +0.3	2.5	٧	Driven by External Clock Generator	
V <sub>CL</sub>	Clock Input Low Voltage	3.5V	V <sub>SS</sub> -0.3	0.2V <sub>CC</sub>	0.7	V	Driven by External Clock Generator	
		5.5V	V <sub>SS</sub> -0.3	0.2V <sub>CC</sub>	1.5	V	Driven by External Clock Generator	
V <sub>IH</sub>	Input High Voltage	3.5V	0.7V <sub>CC</sub>	V <sub>CC</sub> +0.3	1.3	٧		
		5.5V	0.7V <sub>CC</sub>	V <sub>CC</sub> +0.3	2.5	٧		
V <sub>IL</sub>	Input Low Voltage	3.5V	V <sub>ss</sub> -0.3	0.2V <sub>CC</sub>	0.7	V		
		5.5V	V <sub>ss</sub> -0.3	0.2V <sub>CC</sub>	1.5	٧		
V <sub>OH</sub>	Output High Voltage	3.5V	V <sub>cc</sub> -0.4		3.1	٧	I <sub>OH</sub> = -2.0 mA	
		5.5V	V <sub>cc</sub> -0.4		4.8	V	$I_{OH} = -2.0 \text{ mA}$	
V <sub>OL1</sub>	Output Low Voltage	3.5V		0.6	0.2	٧	I <sub>OL</sub> = +4.0 mA	
		5.5V		0.4	0.1	V	I <sub>OL</sub> = +4.0 mA	
V <sub>OL2</sub>	Output Low Voltage	3.5V		1.2	0.5	V	I <sub>OL</sub> = +6 mA	
		5.5V		1.2	0.5	٧	I <sub>OL</sub> = +12 mA	
V <sub>RH</sub>	Reset Input High	3.5V	0.5V <sub>CC</sub>	V <sub>CC</sub>	1.1	V	0.2	
	Voltage	5.5V	0.5V <sub>CC</sub>	V <sub>CC</sub>	2.2	V	***	
$\overline{V_{RL}}$	Reset Input Low	3.5V	V <sub>SS</sub> -0.3	0.2V <sub>CC</sub>	0.9	V		
	Voltage	5.5V	V <sub>SS</sub> -0.3	0.2V <sub>CC</sub>	1.4	٧		
I <sub>IL</sub>	Input Leakage	3.5V	-1.0	2.0	0.064	μΑ	V <sub>IN</sub> = 0V, V <sub>CC</sub>	
		5.5V	-1.0	2.0	0.064	μA	$V_{IN} = 0V, V_{CC}$	
I <sub>OL</sub>	Output Leakage	3.5V	-1.0	2.0	0.114	μA	$V_{IN} = 0V, V_{CC}$	
		5.5V	-1.0	2.0	0.114	μA	$V_{IN} = 0V, V_{CC}$	
I <sub>IR</sub>	Reset Input Current	3.5V	-10	-60	-30	μA		
		5.5V	<b>–</b> 20	-180	-100	μA		
I <sub>cc</sub>	Supply Current	3.5V		2.5	2.0	mA	@ 10 MHz	3,4
00		5.5V		6.0	4.0	mA	@ 10 MHz	3,4
I <sub>CC1</sub>	Standby Current	3.5V		2.0	1.0	mA	Halt Mode V <sub>IN</sub> = 0V V <sub>CC</sub> @10 MHz	3,4
		5.5V		6.0	4.0	mA	Halt Mode V <sub>IN</sub> = 0V V <sub>CC</sub> @10 MHz	3,4

			T = 0°C	to +70°C				
Sym	Parameter	V <sub>CC</sub> <sup>1</sup>	^ Min	Max	Typical @ 25°C <sup>2</sup>	Units	Conditions	Notes
I <sub>CC2</sub>	Standby Current	3.5V		500	150	nA	Stop Mode V <sub>IN</sub> = 0V, V <sub>CC</sub>	5
		5.5V		500	250	nA	Stop Mode V <sub>IN</sub> = 0V, V <sub>CC</sub>	5

#### Notes:

- The V<sub>CC</sub> voltage specification of 3.5 V guarantees 3.5 V and the V<sub>CC</sub> voltage specification of 5.5 V guarantees 5.0 V ±0.5 V.
   Typical values are measured at V<sub>CC</sub> = 3.3V and V<sub>CC</sub> = 5.0V.
   All outputs unloaded, I/O pins floating, and all inputs are at V<sub>CC</sub> or V<sub>SS</sub> level.
   CL1 = CL2 = 22 pF.

- 5. Same as note 3 except inputs at  $V_{CC}$ .

# **DC ELECTRICAL CHARACTERISTICS** (Continued)

			$T_A = -40^{\circ}$	C to +105°C				
Sum	Parameter	V <sub>cc</sub> <sup>1</sup>	Min	Max	Typical @ 25°C <sup>2</sup>	Linita	Conditions	Notes
	Clock Input High	4.5V		V <sub>CC</sub> +0.3	2.5	V V	Driven by External Clock	Notes
V <sub>СН</sub>	Voltage	4.5 V	0.7 V <sub>cc</sub>	v <sub>cc</sub> · o.s	2.5	V	Generator	
		5.5V	0.7 V <sub>cc</sub>	V <sub>cc</sub> +0.3	2.5	٧	Driven by External Clock Generator	
V <sub>CL</sub>	Clock Input Low Voltage	4.5V	V <sub>ss</sub> -0.3	0.2 V <sub>cc</sub>	1.5	V	Driven by External Clock Generator	
		5.5V	V <sub>ss</sub> -0.3	0.2 V <sub>cc</sub>	1.5	V	Driven by External Clock Generator	
V <sub>IH</sub>	Input High Voltage	4.5V	0.7 V <sub>CC</sub>	V <sub>cc</sub> +0.3	2.5	٧		
		5.5V	0.7 V <sub>CC</sub>	V <sub>cc</sub> +0.3	2.5	V		
V <sub>IL</sub>	Input Low Voltage	4.5V	V <sub>ss</sub> -0.3	0.2 V <sub>cc</sub>	1.5	٧		
		5.5V	V <sub>ss</sub> -0.3	0.2 V <sub>CC</sub>	1.5	V		
 V <sub>он</sub>	Output High Voltage	4.5V	V <sub>cc</sub> -0.4		4.8	V	I <sub>OH</sub> = -2.0 mA	
011		5.5V	V <sub>cc</sub> -0.4	-	4.8	V	I <sub>OH</sub> = -2.0 mA	
V <sub>OL1</sub>	Output Low Voltage	4.5V		0.4	0.1	V	I <sub>OL</sub> = +4.0 mA	
OLI		5.5V	41.40.0 0 MM V T 4874	0.4	0.1	V	I <sub>OL</sub> = +4.0 mA	
V <sub>OL2</sub>	Output Low Voltage	4.5V		1.2	0.5	V	I <sub>oL</sub> = +12 mA,	
OLZ		5.5V	A STATE OF THE STA	1.2	0.5	V	I <sub>OL</sub> = +12 mA,	
$V_{RH}$	Reset Input High	4.5V	0.5V <sub>CC</sub>	V <sub>cc</sub>	1.1	V	OL .	
	Voltage	5.5V	0.5V <sub>CC</sub>	V <sub>CC</sub>	2.2	V		
I <sub>IL</sub>	Input Leakage	4.5V	-1.0	2.0	<1.0	μA	V <sub>IN</sub> = 0V, V <sub>CC</sub>	
		5.5V	-1.0	2.0	<1.0		V <sub>IN</sub> = 0V, V <sub>CC</sub>	
I <sub>OL</sub>	Output Leakage	4.5V	-1.0	2.0	<1.0		V <sub>IN</sub> = 0V, V <sub>CC</sub>	
OL	-	5.5V	-1.0	2.0	<1.0		V <sub>IN</sub> = 0V, V <sub>CC</sub>	
I <sub>IR</sub>	Reset Input Current	4.5V	-18	-180	-112	mA		
	•	5.5V	-18	-180	-112	mA		
I <sub>cc</sub>	Supply Current	4.5V		7.0	4.0	mA	@ 10 MHz	3,4
CC		5.5V		7.0	4.0	mΑ	@ 10 MHz	3,4
I <sub>CC1</sub>	Standby Current	4.5V		2.0	1.0	mA	HALT Mode V <sub>IN</sub> = 0V, V <sub>CC</sub> @ 10 MHz	3,4
		5.5V		2.0	1.0		HALT Mode V <sub>IN</sub> = 0V, V <sub>CC</sub> @ 10 MHz	3,4

Sym	Parameter	V <sub>cc</sub> <sup>1</sup>	Min	Max	Typical @ 25°C <sup>2</sup>	Units	Conditions	Notes
I <sub>CC2</sub>	Standby Current	4.5V		700	250	nA	STOP Mode V <sub>IN</sub> = 0V, V <sub>CC</sub>	5
		5.5V		700	250	nA	STOP Mode V <sub>IN</sub> = 0V, V <sub>CC</sub>	5

#### Notes:

- 1. The  $V_{CC}$  voltage specification of 4.5 V and 5.5 V guarantees 5.0 V  $\pm$ 0.5 V. 2. Typical values are measured at  $V_{CC}$  = 3.3V and  $V_{CC}$  = 5.0V. 3. All outputs unloaded, I/O pins floating, and all inputs are at  $V_{CC}$  or  $V_{SS}$  level.
- 4. CL1 = CL2 = 22 pF.
- 5. Same as note 3 except inputs at V<sub>CC</sub>.

# Z8PLUS CORE

The Z8E000 is based on the ZiLOG Z8<sup>Plus</sup> Core Architecture. This core is capable of addressing up to 64KBytes of program memory and 4KBytes of RAM. Register RAM is accessed as either 8- or 16-bit registers, using a combination of 4-, 8-, and 12-bit addressing modes. The architecture sup-

ports up to 15 vectored interrupts from external and internal sources. The processor decodes 44 CISC instructions, using six addressing modes. See the Z8<sup>Plus</sup> User's Manual for more information.

#### RESET

This section describes the Z8E000 reset conditions, reset timing, and register initialization procedures. Reset is generated by the Reset Pin, Watch-Dog Timer (WDT), and Stop-Mode Recovery (SMR).

A system reset overrides all other operating conditions and puts the Z8E000 into a known state. To initialize the chip's internal logic, the RESET input must be held Low for at least 30 XTAL clock cycles. The control registers and ports are

reset to their default conditions after a reset from the RESET pin. The control registers and ports are not reset to their default conditions after wakeup from Stop Mode or WDT timeout.

During RESET, the program counter is loaded with 0020H. I/O ports and control registers are configured to their default reset state. Resetting the Z8E000 does not affect the contents of the general-purpose registers.

#### **RESET PIN OPERATION**

The Z8E000 hardware RESET pin initializes the control and peripheral registers, as indicated in Table 6. Specific reset values are indicated by 1 or 0, while bits whose states are unchanged are indicated by the letter U.

RESET must first be held Low until the oscillator stabilizes. From than point, the pin then must be held for an additional 30 XTAL clock cycles to be sure that the internal reset is complete. The RESET pin has a Schmitt-Trigger input with a trip point. There is no High side protection diode. The user should place an external diode from RESET to  $V_{CC}$ . The

internal pull-up resistor on the  $\overline{RESET}$  pin is approximately 500 K $\Omega$ , typical.

Program execution starts 10 XTAL clock cycles after  $\overline{\text{RE-}}$   $\overline{\text{SET}}$  has returned High. The initial instruction fetch is from location 0020H. Figure 9 indicates reset timing.

After a reset, the first routine executed must be one that initializes the TCTLHI control register to the required system configuration. This routine is then followed by initialization of the remaining control registers.

Table 6. Control and Peripheral Register Reset Values

Register	•				Bit	ts				
(HEX)	Register Name	7	6	5	4	3	2	1	0	Comments
FF	Stack Pointer	0	0	U	U	U	U	U	U	Stack pointer is not affected by RESET
FE	Reserved									
FD	Register Pointer	U	U	U	U	0	0	0	0	Register pointer is not affected by RESET
FC	Flags	U	U	U	Ų	U	U	*	*	Only WDT & SMR flags are affected by RESET
FB	Interrupt Mask	0	0	0	0	0	0	0	0	All interrupts masked by RESET
FA	Interrupt Request	0	0	0	0	0	0	0	0	All interrupt requests cleared by RESET
F9-F0	Reserved									
EF-E0	Virtual Copy									Virtual Copy of the Current Working Register Set
DF-D8	Reserved									
D7	PortB Spec. Func.	0	0	0	0	0	0	0	0	Deactivates all port special functions after RESET
D6	PortB Directional Control	0	0	0	0	0	0	0	0	Defines all bits as inputs in PortB after RESET
D5	PortB Output	U	U	U	U	U	U	U	U	Output register not affected by RESET

### **Z8E000 WATCH-DOG TIMER (WDT)**

The Watch-Dog Timer is a retriggerable one-shot 16-bit timer that resets the Z8E000 if it reaches its terminal count. The WDT is driven by the XTAL2 clock pin. To provide the longer timeout periods required in applications, the WDT is only updated every 64th clock cycle. When operating in the RUN or HALT Modes, a WDT timeout reset is functionally equivalent to an interrupt vectoring the PC to 0020H and setting the WDT flag to a one state. Coming out of RESET, the WDT will be fully enabled with its timeout value set at the maximum value, unless otherwise programmed during the first instruction. Subsequent executions of the WDT instruction reinitialize the watch-dog timer registers (C2H and C3H) to their initial values as defined by bits D6, D5, and D4 of the TCTLHI register (Figure 12). The WDT cannot be disabled except on the first cycle after RESET, and if the device enters Stop mode.

The WDT instruction should be executed often enough to provide some margin before allowing the WDT registers to get near 0. Because the WDT timeout periods are relatively long, a WDT reset *will* occur in the unlikely event that the WDT times out on exactly the same cycle that the WDT instruction is executed.

The WDT and SMR flags are the only flags that are affected by the external RESET pin. RESET clears both the WDT and SMR flags. A WDT timeout sets the WDT flag. The STOP instruction sets the SMR flag. This behavior enables software to determine whether a pin RESET occurred, whether a WDT timeout occurred, or whether a return from STOP Mode occurred. Reading the WDT flag does not reset it to zero. The user must clear the WDT flag via software. Failure to clear the WDT flag can result in undefined behavior.




Figure 16. Crystal/Ceramic Resonator Oscillator




Figure 17. LC Clock

In most cases, the  $R_D$  is zero ohms  $(0\Omega)$ , and  $R_F$  is infinite. The set value is determined and specified by the crystal/ceramic resonator manufacturer.  $R_D$  can be increased to de-

crease the amount of drive from the oscillator output to the crystal.  $R_D$  can also be used as an adjustment to avoid clipping of the oscillator signal to reduce noise.  $R_F$  can be used to improve the start-up of the crystal/ceramic resonator. The Z8E000 oscillator already has an internal shunt resistor in parallel to the crystal/ceramic resonator.




Figure 18. External Clock

Figure 16, Figure 17, and Figure 18 recommend that the load capacitor ground trace connect directly to the  $V_{SS}$  (GND) pin of the Z8E000, thereby ensuring that no system noise is injected into the Z8E000 clock. This trace should not be shared with any other components except at the  $V_{SS}$  pin of the Z8E000.

**Note:** A parallel resonant crystal or resonator data sheet will specify a load capacitor value that is the series combination of  $C_1$  and  $C_2$ , including all parasitics (PCB and holder).

#### LC OSCILLATOR

The Z8E000 oscillator can use a LC network to generate a XTAL clock (Figure 18).

The frequency stays stable over  $V_{CC}$  and temperature. The oscillation frequency is determined by the equation:

Frequency = 
$$\frac{1}{2\pi (LC_T)^{1/2}}$$

where L is the total inductance including parasitics and  $C_T$  is the total series capacitance including the parasitics.

Simple series capacitance is calculated using the following equation:

$$1/ C_T$$
 =  $1/C_1 + 1/C_2$   
If  $C_1$  =  $C_2$   
 $1/C_T$  =  $2 C_1$   
 $C_1$  =  $2 C_T$ 

A sample calculation of capacitance  $C_1$  and  $C_2$  for 5.83-MHz frequency and inductance value of 27 uH is illustrated as follows:

5.83 (10^6) = 
$$\frac{1}{2\pi [2.7 (10^{-6}) C_T] 1/2}$$

$$C_T = 27.6 \text{ pf}$$
  
Thus  $C_1 = 55.2 \text{ pf}$  and  $C_2 = 55.2 \text{ pf}$ .

#### **TIMERS**

Two 8-bit timers (T2 and T3), are provided but can only operate in cascade to function as a 16-bit standard timer (Figure 19).




Figure 19. Timer Block Diagram

# **TIMERS** (Continued)

er, when hardware clears a control register bit for a timer that is configured for single-shot operation, the clearing of the control bit will override a software write. Reading either register can be done at any time, and will have no effect on the functionality of the timer.

When defined to operate as a single 16-bit entity, the entire 16-bit value must reach 0 before an interrupt is generated. In this case, a single interrupt will be generated, and the interrupt will correspond to the even 8-bit timer. For example, timers T2 and T3 are cascaded to form a single 16-bit timer, so the interrupt for the combined timer will be defined to be that of timer T2 rather than T3 (Figure 20). When a timer pair is specified to act as a single 16-bit timer, the even timer registers in the pair (timer T2) will be defined to hold the timer's least significant byte. Conversely, the odd timer in the pair (timer T3) will hold the timer's most significant byte.

In parallel with the posting of the interrupt request, the interrupting timer's count value will be initialized by copying the contents of the auto-initialization value register to the count value register.

**Note:** Any time that a timer pair is defined to act as a single 16-bit timer, the auto-reload function will be performed automatically. All 16-bit timers will continue counting while their interrupt requests are active, and will operate in a free-running manner.

If interrupts are disabled for a long period of time, it is possible for the timer to decrement to 0 again before its initial interrupt has been responded to. This condition is termed a degenerate case, and hardware is not required to detect it.

When the timer control register is written, all timers that are enabled by the write will begin counting using the value that is held in their count register. In this case, an auto-initialization is not performed. All timers can receive an internal clock source only. Each timer that is enabled will be updated every 8th XTAL clock cycle.




Figure 26. Port A Directional Control Register




Figure 27. Port A Special Function Register

#### **PORT B**

# **Port B Description**

Port B is a 5-bit, bidirectional, CMOS-compatible I/O port. These five I/O lines can be configured under software control to be an input or output, independently. Input buffers are Schmitt-triggered. See Figure 29 through Figure 33 for diagrams of all five Port B pins.

In addition to standard input/output capability on all five pins of Port B, each pin provides special functionality as indicated in Table 8:

Table 8. Port B Special Functions

Port Pin	Input Special Function	Output Special Function
PB0	Stop Mode Recovery Input	None
PB1	None	None
PB2	IRQ3	None
PB3	None	None
PB4	IRQ1/IRQ4	None

Special functionality is invoked via the Port B Special Function Register. See Figure 28 for the arrangement and control conventions for this register.




Figure 28. Port B Special Function Register

### PORT B CONTROL REGISTER DEFINITIONS




Figure 33. Port B Input Value Register




Figure 34. Port B Output Value Register




Figure 35. Port B Directional Control Register

#### I/O PORT RESET CONDITIONS

#### **Full Reset**

Port A and Port B output value registers are not affected by RESET.

On RESET, the Port A and Port B directional control registers will be cleared to all zeros, which will define all pins in both ports as inputs.

On RESET, the directional control registers redefine all pins as inputs, and the Port A and Port B input value registers

will overwrite the previously held data with the current sample of the input pins.

On RESET, the Port A and Port B special function registers will be cleared to all zeros, which will deactivate all port special functions.

**Note:** The SMR and WDT timeout events are NOT full device resets. None of the port control registers is affected by either of these events.

#### INPUT PROTECTION

All I/O pins on the Z8E000 have diode input protection. There is a diode from the I/O pad to  $V_{CC}$  and to  $V_{SS}$ . See Figure 37.

However, on the Z8E000, the  $\overline{RESET}$  pin has only the input protection diode from the pad to  $V_{SS}$ . See Figure 38.




Figure 37. I/O Pin Diode Input Protection





Figure 38. RESET Pin Input Protection


The High-side input protection diode was removed on this pin to allow the application of high voltage during the OTP programming mode.

For better noise immunity in applications that are exposed to system EMI, a clamping diode to  $V_{CC}$  from this pin is required to prevent entering the OTP programming mode, or to prevent high voltage from damaging this pin.

# **PACKAGE INFORMATION**




SYMBOL	MILLI	METER	INCH			
	MIN	MAX	MIN	MAX		
Al	0.51	0.81	.020	.032		
A2	3.25	3.43	.128	.135		
В	0.38	0.53	.015	.021		
B1	1.14	1.65	.045	.065		
С	0.23	0.38	.009	.015		
D	22.35	23.37	.880	.920		
Ε	7.62	8.13	.300	320		
El	6.22	6.48	245	.255		
<b>8</b> 2	2.54	TYP	.100	TYP		
eA	7.87	8.89	.310	.350		
L	3.18	3.81	125	.150		
Q1	1.52	1.65	.060	.065		
2	0.89	1.65	.035	.065		



CONTROLLING DIMENSIONS : INCH

Figure 39. 18-Pin DIP Package Diagram



SYMBOL	MILLIMETER		INCH	
	MIN	MAX	MIN	MAX
A	2.40	2.65	0.094	0.104
A1	0.10	0.30	0.004	0.012
A2	2.24	2.44	0.088	0.096
В	0.36	0.46	0.014	0.018
С	0.23	0.30	0.009	0.012
D	11.40	11.75	0.449	0.463
Ε	7.40	7.60	0.291	0.299
(e)	1.27 TYP		0.050 TYP	
н	10.00	10.65	0.394	0.419
h	0.30	0.50	0.012	0.020
L	0.60	1.00	0.024	0.039
Q1	0.97	1.07	0.038	0.042

CONTROLLING DIMENSIONS : MM LEADS ARE COPLANAR WITHIN .004 INCH.

Figure 40. 18-Pin SOIC Package Diagram


### ORDERING INFORMATION

Standard Temperature				
18-Pin DIP	18-Pin SOIC	20-Pin SSOP		
Z8E00010PSC	Z8E00010SSC	Z8E00010HSC		
Extended Temperatu	Iro			
18-Pin DIP	18-Pin SOIC	20-Pin SSOP		
Z8E00010PEC	Z8E00010SEC	Z8E00010HEC		

For fast results, contact your local ZiLOG sales office for assistance in ordering the part(s) required.

Codes	
Preferred Package	P = Plastic DIP
Longer Lead Time	S = SOIC
	H = SSOP
Preferred Temperature	S = 0°C to +70°C
	E = -40°C to +105°C
Speed	10 = 10 MHz
Environmental	C = Plastic Standard

# Example:



#### **Pre-Characterization Product:**

The product represented by this data sheet is newly introduced and ZiLOG has not completed the full characterization of the product. The data sheet states what ZiLOG knows about this product at this time, but additional features or nonconformance with some aspects

of the data sheet may be found, either by ZiLOG or its customers in the course of further application and characterization work. In addition, ZiLOG cautions that delivery may be uncertain at times, due to start-up yield issues.

©1998 by ZiLOG, Inc. All rights reserved. No part of this document may be copied or reproduced in any form or by any means without the prior written consent of ZiLOG, Inc. The information in this document is subject to change without notice. Devices sold by ZiLOG, Inc. are covered by warranty and patent indemnification provisions appearing in ZiLOG, Inc. Terms and Conditions of Sale only.

ZILOG, INC. MAKES NO WARRANTY, EXPRESS, STATUTORY, IMPLIED OR BY DESCRIPTION, REGARDING THE INFORMATION SET FORTH HEREIN OR REGARDING THE FREEDOM OF THE DESCRIBED DEVICES FROM INTELLECTUAL PROPERTY INFRINGEMENT. ZILOG, INC. MAKES NO WARRANTY OF MERCHANTABILITY OR FITNESS FOR ANY PURPOSE.

ZiLOG, Inc. shall not be responsible for any errors that may appear in this document. ZiLOG, Inc. makes no commitment to update or keep current the information contained in this document. ZiLOG's products are not authorized for use as critical components in life support devices or systems unless a specific written agreement pertaining to such intended use is executed between the customer and ZiLOG prior to use. Life support devices or systems are those which are intended for surgical implantation into the body, or which sustains life whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.

ZiLOG, Inc. 910 East Hamilton Avenue, Suite 110 Campbell, CA 95008 Telephone: (408) 558-8500 FAX: (408) 558-8300

Internet: http://www.ZiLOG.com

ep current the information contained in this document.