Welcome to <u>E-XFL.COM</u>

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Obsolete
Core Processor	8051
Core Size	8-Bit
Speed	16MHz
Connectivity	EBI/EMI, UART/USART
Peripherals	POR, PWM, WDT
Number of I/O	48
Program Memory Size	-
Program Memory Type	ROMIess
EEPROM Size	-
RAM Size	256 x 8
Voltage - Supply (Vcc/Vdd)	4.5V ~ 5.5V
Data Converters	A/D 8x8b
Oscillator Type	External
Operating Temperature	0°C ~ 70°C (TA)
Mounting Type	Surface Mount
Package / Case	68-LCC (J-Lead)
Supplier Device Package	68-PLCC (24.18x24.18)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/p80c562eba-02-512

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

1 FEATURES

- 80C51 Central Processing Unit
- 8 kbytes ROM, expandable externally to 64 kbytes
- 256 bytes RAM, expandable externally to 64 kbytes
- Two standard 16-bit timer/counters
- An additional 16-bit timer/counter coupled to four capture registers and three compare registers
- An 8-bit ADC with 8 multiplexed analog inputs
- Two 8-bit resolution, Pulse Width Modulated outputs
- Five 8-bit I/O ports plus one 8-bit input port shared with analog inputs
- Full-duplex UART compatible with the standard 80C51
- On-chip Watchdog Timer
- Oscillator frequency: 3.5 to 16 MHz.

2 GENERAL DESCRIPTION

The P80C562/P83C562 (hereafter generally referred to as P8xC562) single-chip 8-bit microcontroller is manufactured in an advanced CMOS process and is a derivative of the 80C51 microcontroller family. The P8xC562 has the same instruction set as the 80C51. Two versions of the derivative exist:

- With 8 kbytes mask-programmable ROM
- ROMIess version of the P8xC562.

ORDERING INFORMATION

P83C562; P80C562

This I/O intensive device provides architectural enhancements to function as a controller in the field of automotive electronics, specifically engine management and gear box control.

The P8xC562 contains a non-volatile 8 kbyte read only program memory, a volatile 256 byte read/write data memory, six 8-bit I/O ports, two 16-bit timer/event counters (identical to the timers of the 80C51), an additional 16-bit timer coupled to capture and compare latches, a fourteen-source, two-priority-level, nested interrupt structure, an 8-input ADC, a dual DAC with pulse width modulated outputs, a serial interface (UART), a Watchdog Timer and on-chip oscillator and timing circuits. For systems that require extra capability, the P8xC562 can be expanded using standard TTL compatible memories and logic.

The device also functions as an arithmetic processor having facilities for both binary and BCD arithmetic plus bit-handling capabilities. The instruction set consists of over 100 instructions: 49 one-byte, 45 two-byte and 17 three-byte. With a 16 MHz crystal, 58% of the instructions are executed in 0.75 μ s and 40% in 1.5 μ s. Multiply and divide instructions require 3 μ s.

		PACKAGE	FREQUENCY	TEMPERATURE	
	NAME	DESCRIPTION	VERSION	RANGE (MHz)	RANGE (°C)
P80CE562EHA ⁽¹⁾	PLCC68	plastic leaded chip carrier; 68 leads	SOT188-2	3.5 to 16	-40 to +125
P80C562EBA ⁽¹⁾					0 to +70
P80C562EFA ⁽¹⁾					-40 to +85
P83C562EHA/nnn ⁽²⁾					-40 to +125
P83C562EBA/nnn ⁽²⁾					0 to +70
P83C562EFA/nnn ⁽²⁾					-40 to +85

Notes

3

- 1. ROMless type.
- 2. ROM coded type; nnn denotes the ROM code number.

P83C562; P80C562

5 FUNCTIONAL DIAGRAM



P83C562; P80C562



6.1 Pinning



P83C562; P80C562

8.2 Addressing

The P8xC562 has five methods for addressing source operands:

- Register
- Direct
- Register-Indirect
- Immediate
- Base-Register plus Index-Register-Indirect.

The first three methods can be used for addressing destination operands. Most instructions have a 'destination/source' field that specifies the data type, addressing methods and operands involved. For operations other than MOVs, the destination operand is also a source operand.

Access to memory addressing is as follows:

• Registers in one of the four 8-register banks through Register, Direct or Register-Indirect

- 256 bytes of internal data RAM through Direct or Register-Indirect. Bytes 0 to 127 may be addressed directly/indirectly. Bytes 128 to 155 share their address locations with the SFR registers and so may only be addressed indirectly as data RAM
- Special Function Registers through Direct at address locations 128 to 255
- External data memory through Register-Indirect
- Program memory look-up tables through Base-Register plus Index-Register-Indirect.

The P8xC562 is classified as an 8-bit device since the internal ROM, RAM, Special Function Registers, Arithmetic Logic Unit and external data bus are all 8-bits wide. It performs operations on bit, nibble, byte and double-byte data types.

Facilities are available for byte transfer, logic and integer arithmetic operations. Data transfer, logic and conditional branch operations can be performed directly on Boolean variables to provide excellent bit handling.





P83C562; P80C562

10 PULSE WIDTH MODULATED OUTPUTS

Two pulse width modulated output channels are provided with the P8xC562. These channels output pulses of programmable length and interval. The repetition frequency is defined by an 8-bit prescaler PWMP which generates the clock for the counter. Both the prescaler and counter are common to both PWM channels. The 8-bit counter counts modulo 255 i.e. from 0 to 254 inclusive. The value of the 8-bit counter is compared to the contents of two registers: PWM0 and PWM1.

Provided the contents of either of these registers is greater than the counter value, the output of $\overline{PWM0}$ or $\overline{PWM1}$ is set LOW. If the contents of these registers are equal to, or less than the counter value, the output will be HIGH. The pulse width ratio is therefore defined by the contents of the registers PWM0 and PWM1. The pulse width ratio is in the range of 0 to 255/255 and may be programmed in increments of 1/255.

The repetition frequency f_{PWM} , at the \overline{PWMn} outputs is

given by:
$$f_{PWM} = \frac{f_{OSC}}{2 \times (1 + PWMP) \times 255}$$

When using an oscillator frequency of 16 MHz for example, the above formula would give a repetition frequency range of 123 Hz to 31.4 kHz.

By loading the PWM registers with either 00H or FFH, the PWM outputs can be retained at a constant HIGH or LOW level respectively. When loading FFH to the PWM registers, the 8-bit counter will never actually reach this value. Both PWMn output pins are driven by push-pull drivers, and are not shared with any other function.



P83C562; P80C562

12.2.4 SET ENABLE REGISTER (STE)

 Table 20
 Set Enable Register (SFR address EEH)

7	6	5	4	3	2	1	0
TG47	TG46	SP45	SP44	SP43	SP42	SP41	SP40

Table 21 Description of STE bits (see notes 1 and 2)

BIT	SYMBOL	DESCRIPTION
7	TG47	If HIGH then P4.7 is reset on the next toggle, if LOW P4.7 is set on the next toggle.
6	TG46	If HIGH then P4.6 is reset on the next toggle, if LOW P4.6 is set on the next toggle.
5	SP45	If HIGH the P4.5 is set on a match of CM0 and T2.
4	SP44	If HIGH the P4.4 is set on a match of CM0 and T2.
3	SP43	If HIGH the P4.3 is set on a match of CM0 and T2.
2	SP42	If HIGH the P4.2 is set on a match of CM0 and T2.
1	SP41	If HIGH the P4.1 is set on a match of CM0 and T2.
0	SP40	If HIGH the P4.0 is set on a match of CM0 and T2.

Notes

- 1. If STE.n is LOW then P4.n is not affected by a match of CM0 and T2 (n = 0 to 5).
- 2. STE.6 and STE.7 are read only.

12.2.5 RESET/TOGGLE ENABLE REGISTER (RTE)

Table 22 Reset/toggle enable register (SFR address EFH)

7	6	5	4	3	2	1	0
TP47	TP46	RP45	RP44	RP43	RP42	RP41	RP40

Table 23 Description of RTE bits (note 1)

BIT	SYMBOL	DESCRIPTION
7	TP47	If HIGH then P4.7 toggles on a match of CM2 and T2.
6	TP46	If HIGH then P4.6 toggles on a match of CM2 and T2.
5	RP45	If HIGH then P4.5 is reset on a match of CM1 and T2.
4	RP44	If HIGH then P4.4 is reset on a match of CM1 and T2.
3	RP43	If HIGH then P4.3 is reset on a match of CM1 and T2.
2	RP42	If HIGH then P4.2 is reset on a match of CM1 and T2.
1	RP41	If HIGH then P4.1 is reset on a match of CM1 and T2.
0	RP40	If HIGH then P4.0 is reset on a match of CM1 and T2.

Note

1. If RTE.n is LOW then P4.n is not affected by a match of CM1 and T2 or CM2 and T2. For more information, refer to the 8051-based *"8-bit Microcontrollers Data Handbook IC20"*.



P83C562; P80C562



15.2 Power Control Register (PCON)

The reduced power modes are activated by software using this register. PCON is not bit addressable.

Table 04	D	atual Dawlatau			
Table 34	Power Col	ntroi Register	(SFR	address	87H)

7	6	5	4	3	2	1	0
SMOD	-	RFI	WLE	GF1	GF0	PD	IDL

Table 35 Description of PCON bits (note 1)

BIT	SYMBOL	DESCRIPTION
7	SMOD	Double Baud rate. When set to logic 1 the baud rate is doubled when the serial port SIO0 is being used in modes 1, 2 or 3.
6	—	Reserved.
5	RFI	Reduced radio frequency interference. When set to logic 1, the toggling of the ALE pin is prohibited; this bit is cleared on RESET (see Table 1).
4	WLE	Watchdog Load Enable. This flag must be set by software prior to loading the Watchdog Timer. It is cleared when the timer is loaded.
3	GF1	General-purpose flag bits.
2	GF0	
1	PD	Power-down bit. Setting this bit activates the Power-down mode. It can only be set if input EW is HIGH.
0	IDL	Idle mode. Setting this bit activates the Idle mode.

Note

1. If logic 1s are written to PD and IDL at the same time, PD takes precedence. The reset value of PCON is (0X000000).

X = undefined state.

8-bit microcontroller

 Table 36 State of internal registers after an internal reset
 17.1
 Power-on-reset

REGISTER	7	6	5	4	3	2	1	0
ACC	0	0	0	0	0	0	0	0
ADCON	Х	Х	0	0	0	0	0	0
ADCH	Х	Х	Х	Х	Х	Х	Х	Х
В	0	0	0	0	0	0	0	0
CML0 to CML2	0	0	0	0	0	0	0	0
CMH0 to CMH2	0	0	0	0	0	0	0	0
CTCON	0	0	0	0	0	0	0	0
CTL0 to CTL3	Х	Х	Х	Х	Х	Х	Х	Х
CTH0 to CTH3	Х	Х	Х	Х	Х	Х	Х	Х
DPL	0	0	0	0	0	0	0	0
DPH	0	0	0	0	0	0	0	0
IEN0	0	0	0	0	0	0	0	0
IEN1	0	0	0	0	0	0	0	0
IP0	Х	0	0	0	0	0	0	0
IP1	0	0	0	0	0	0	0	0
PCH	0	0	0	0	0	0	0	0
PCL	0	0	0	0	0	0	0	0
PCON	0	Х	0	0	0	0	0	0
PSW	0	0	0	0	0	0	0	0
PWM0	0	0	0	0	0	0	0	0
PWM1	0	0	0	0	0	0	0	0
PWMP	0	0	0	0	0	0	0	0
P0 to P4	1	1	1	1	1	1	1	1
P5	Х	Х	Х	Х	Х	Х	Х	Х
RTE	0	0	0	0	0	0	0	0
SBUF	Х	Х	Х	Х	Х	Х	Х	Х
SCON	0	0	0	0	0	0	0	0
SP	0	0	0	0	0	1	1	1
STE	1	1	0	0	0	0	0	0
TCON	0	0	0	0	0	0	0	0
TH0, TH1	0	0	0	0	0	0	0	0
TMH2	0	0	0	0	0	0	0	0
TL0, TL1	0	0	0	0	0	0	0	0
TML2	0	0	0	0	0	0	0	0
TMOD	0	0	0	0	0	0	0	0
TM2CON	0	0	0	0	0	0	0	0
TM2IR	0	0	0	0	0	0	0	0
ТЗ	0	0	0	0	0	0	0	0

When V_{DD} is turned on, and provided its rise-time does not exceed 10 ms, an automatic reset can be obtained by connecting the RST pin to V_{DD} via a 2.2 μF capacitor. When the power is switched on, the voltage on the RST pin, is equal to V_{DD} minus the capacitor voltage, and decreases from V_{DD} as the capacitor charges through the

internal resistor (R_{RST}) to ground. The larger the capacitor, the more slowly V_{RST} decreases. V_{RST} must remain above the lower threshold of the Schmitt trigger long enough to effect a complete reset. The time required is the oscillator start-up time, plus 2 machine cycles. The port pins will be in a random state until the oscillator has started and the internal reset algorithm has written logic 1s to the port pins. The Power-on-reset circuitry is shown in Fig.17.



P83C562; P80C562

18 INSTRUCTION SET

The P8xC562 uses the powerful instruction set of the 80C51. Additional Special Function Registers are incorporated to control the on-chip peripherals. The instruction set consists of 49 single-byte, 45 two-byte and 17 three-byte instructions. When using a 16 MHz oscillator, 64 instructions execute in 0.75 μ s and 45 instructions execute in 1.5 μ s. Multiply and divide instructions execute in 3 μ s.

Tables 37 to 41 describe the Instruction set; Table 42 explains the Data addressing modes and the Hexadecimal opcodes.

Table 37	Instruction set	descriptions:	Arithmetic operations	3
----------	-----------------	---------------	-----------------------	---

MNEMONIC		DESCRIPTION	BYTES	CYCLES	OPCODE (HEX)			
Arithmet	Arithmetic operations							
ADD	A,Rr	Add register to A	1	1	2*			
ADD	A,direct	Add direct byte to A	2	1	25			
ADD	A,@Ri	Add indirect RAM to A	1	1	26, 27			
ADD	A,#data	Add immediate data to A	2	1	24			
ADDC	A,Rr	Add register to A with carry flag	1	1	3*			
ADDC	A, direct	Add direct byte to A with carry flag	2	1	35			
ADDC	A,@Ri	Add indirect RAM to A with carry flag	1	1	36, 37			
ADDC	A,#data	Add immediate data to A with carry flag	2	1	34			
SUBB	A,Rr	Subtract register from A with borrow	1	1	9*			
SUBB	A,direct	Subtract direct byte from A with borrow	2	1	95			
SUBB	A,@Ri	Subtract indirect RAM from A with borrow	1	1	96, 97			
SUBB	A,#data	Subtract immediate data from A with borrow	2	1	94			
INC	А	Increment A	1	1	04			
INC	Rr	Increment register	1	1	0*			
INC	direct	Increment direct byte	2	1	05			
INC	@Ri	Increment indirect RAM	1	1	06, 07			
DEC	А	Decrement A	1	1	14			
DEC	Rr	Decrement register	1	1	1*			
DEC	direct	Decrement direct byte	2	1	15			
DEC	@Ri	Decrement indirect RAM	1	1	16, 17			
INC	DPTR	Increment data pointer	1	2	A3			
MUL	AB	Multiply A & B	1	4	A4			
DIV	AB	Divide A by B	1	4	84			
DA	Α	Decimal adjust A	1	1	D4			

Philips
Semicond
luctors

Product specification

8-bit microcontroller

P83C562; P80C562

First hexadecimal character of opcode					← Seco	ond hexadecin	nal characte	er of opcode	$e \rightarrow$
\downarrow	0	1	2	3	4	5	6	7	8 9 A B C D E F
0	NOD	AJMP	LJMP	RR	INC	INC	INC	@Ri	INC Rr 🗸
	NOF	addr11	addr16	А	A	direct	0	1	0 1 2 3 4 5 6 7 5
1	JBC	ACALL	LCALL	RRC	DEC	DEC	DEC	@Ri	DEC Rr G
1	bit,rel	addr11	addr16	А	A	direct	0	1	0 1 2 3 4 5 6 7 8
2	JB	AJMP	RET	RL	ADD	ADD	ADD /	A,@Ri	ADD A,Rr 3
2	bit,rel	addr11		A	A,#data	A,direct	0	1	0 1 2 3 4 5 6 7 පී
3	JNB	ACALL	рети	RLC	ADDC	ADDC	ADDC	A,@Ri	ADDC A,Rr
5	bit,rel	addr11		А	A,#data	A,direct	0	1	0 1 2 3 4 5 6 7
	JC	AJMP	ORL	ORL	ORL	ORL	ORL /	A,@Ri	ORL A,Rr
4	rel	addr11	direct,A	direct,#data	A,#data	A,direct	0	1	0 1 2 3 4 5 6 7
5	JNC	ACALL	ANL	ANL	ANL	ANL	ANL /	A,@Ri	ANL A,Rr
5	rel	addr11	direct,A	direct,#data	A,#data	A,direct	0	1	0 1 2 3 4 5 6 7
6	JZ	AJMP	XRL	XRL	XRL	XRL	XRL /	A,@Ri	XRL A,Rr
Ŭ	rel	addr11	direct,A	direct,#data	A,#data	A,direct	0	1	0 1 2 3 4 5 6 7
7	JNZ	ACALL	ORL	JMP	MOV	MOV	MOV @	Ri,#data	MOV Rr,#data
'	rel	addr11	C,bit	@A+DPTR	A,#data	direct,#data	0	1	0 1 2 3 4 5 6 7
8	SJMP	AJMP	ANL	MOVC	DIV	MOV	MOV dii	rect,@Ri	MOV direct,Rr
Ŭ	rel	addr11	C,bit	A,@A+PC	AB	direct, direct	0	1	0 1 2 3 4 5 6 7
a	MOV	ACALL	MOV	MOVC	SUBB	SUBB	SUBB	A,@Ri	SUB A,Rr
Ŭ	DTPR,#data16	addr11	bit,C	A,@A+DPTR	A,#data	A,direct	0	1	0 1 2 3 4 5 6 7
Δ	ORL	AJMP	MOV	INC	MUL		MOV @	Ri,direct	MOV Rr,direct
<u>^</u>	C,/bit	addr11	bit,C	DPTR	AB		0	1	0 1 2 3 4 5 6 7
в	ANL	ACALL	CPL	CPL	CJNE	CJNE	CJNE @F	Ri,#data,rel	CJNE Rr,#data,rel
	C,/bit	addr11	bit	С	A,#data,rel	A,direct,rel	0	1	0 1 2 3 4 5 6 7
С	PUSH	AJMP	CLR	CLR	SWAP	ХСН	XCH /	A,@Ri	XCH A,Rr
	direct	addr11	bit	С	A	A,direct	0	1	0 1 2 3 4 5 6 7
D	POP	ACALL	SETB	SETB	DA	DJNZ	XCHD	A,@Ri	DJNZ Rr,rel
	direct	addr11	bit	С	A	direct,rel	0	1	0 1 2 3 4 5 6 7
E	MOVX	AJMP	MO	VX A,@Ri	CLR	MOV	MOV	A,@Ri	MOV A,Rr
	A,@DTPR	addr11	0	1	A	A,direct ⁽¹⁾	0	1	0 1 2 3 4 5 6 7
F	MOVX	ACALL	MO	VX @Ri,A	CPL	MOV	MOV	@Ri,A	MOV Rr,A
Ľ	@DTPR,A	addr11	0	1	A	direct,A	0	1	0 1 2 3 4 5 6 7

1997 Apr 08

37

Note

1. MOV A, ACC is not a valid instruction.

P83C562; P80C562

19 LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC 134).

SYMBOL	PARAMETER		MAX.	UNIT
VI	input voltage on any pin with respect to ground (V _{SS})	-0.5	+6.5	V
I _I , I _O	input, output DC current on any single I/O pin	_	5.0	mA
P _{tot}	total power dissipation	_	1.0	W
T _{stg}	storage temperature range	-65	+150	°C
T _{amb}	operating ambient temperature range			
	P8xC562EBx	0	+70	°C
	P8xC562EFx	-40	+85	°C
	P8xC562EHx	-40	+125	°C

20 DC CHARACTERISTICS

 V_{DD} = 5 V ±10%; V_{SS} = 0 V; all voltages with respect to V_{SS} unless otherwise specified; f_{OSC} = 16 MHz. T_{amb} = -40 to +85 °C for the **P8xC562EFx**.

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT		
Supply (digital part)							
V _{DD}	supply voltage P8xC562Exx		4.5	5.5	V		
I _{DD}	operating supply current	note 1					
	P8xC562Exx		_	40	mA		
I _{DD(ID)}	supply current Idle mode	note 2					
	P8xC562Exx		_	9	mA		
I _{DD(PD)}	supply current Power-down mode	note 3					
	P8X562EBx	$2 V < V_{DD(PD)} < V_{DD(max)}$	_	50	μA		
	P8X562EFx	$2 V < V_{DD(PD)} < V_{DD(max)}$	_	50	μA		
	P8X562EHx	$2 V < V_{DD(PD)} < V_{DD(max)}$	_	150	μA		
Inputs							
V _{IL}	LOW level input voltage (except \overline{EA})		-0.5	$0.2V_{DD} - 0.1$	V		
V _{IL1}	LOW level input voltage (EA)		-0.5	$0.2V_{DD} - 0.3$	V		
V _{IH}	HIGH level input voltage (except RST, XTAL1)		0.2V _{DD} + 0.9	V _{DD} + 0.5	V		
V _{IH1}	HIGH level input voltage (RST and XTAL1)		0.7V _{DD}	V _{DD} + 0.5	V		
I _{IL}	input current logic 0 Ports 1, 2, 3 and 4; (except P1.6/SCL, P1.7/SDA)	V _I = 0.45 V	-	-50	μA		
ITL	input current HIGH-to-LOW transition (Ports 1, 2, 3 and 4)	V ₁ = 2.0 V	_	-650	μA		
I _{LI1}	input leakage current (Port 0, EA, STADC, EW)	0.45 V < V _I < V _{DD}	_	±10	μA		
I _{LI3}	input leakage current (Port 5)	0.45 V < V _I < V _{DD}	-	±1	μA		

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT	
Outputs						
V _{OL}	LOW level output voltage (Ports 1, 2, 3 and 4)	I _{OL} = 1.6 mA; note 4	-	0.45	V	
V _{OL1}	LOW level output voltage (Port 0, ALE, PSEN, PWM0, PWM1)	I _{OL} = 3.2 mA; note 4	_	0.45	V	
V _{OH}	HIGH level output voltage	I _{OH} = -60 μA	2.4	-	V	
	Ports 1, 2, 3 and 4	I _{OH} = -25 μA	$0.75V_{DD}$	-	V	
		I _{OH} = -10 μA	0.9V _{DD}	-	V	
V _{OH1}	HIGH level output voltage	I _{OH} = -800 μA	2.4	-	V	
	Port 0 in external bus mode,	I _{OH} = -300 μA	0.75V _{DD}	-	V	
	ALE, PSEN, PWW0, PWW1; note 5	I _{OH} = -80 μA	0.9V _{DD}	-	V	
V _{OH2}	HIGH level output voltage (RST)	I _{OH} = -400 μA	2.4	-	V	
		I _{OH} = -120 μA	0.8V _{DD}	-	V	
R _{RST}	RST pull-down resistor		50	150	kΩ	
C _{I/O}	capacitance of I/O buffer	test frequency = 1 MHz; T _{amb} = 25 °C	-	10	pF	
Supply (an	alog part)		•	•	•	
V _{DDA}	supply voltage P8X562Exx	$V_{DDA} = V_{DD} \pm 0.2 V$	4.5	5.5	V	
I _{DDA}	supply current operating	Port 5 = 0 to V _{DDA}		1.2	mA	
I _{DDA(ID)}	supply current Idle mode					
	P8X562EBx		-	50	μA	
	P8X562EFx		-	50	μA	
	P8X562EHx		_	100	μA	
I _{DDA(PD)}	supply current Power-down mode	$2 V < V_{DDA(PD)} < V_{DDA(max)}$				
	P8X562EBx		-	50	μA	
	P8X562EFx		-	50	μA	
	P8X562EHx		-	100	μA	

P83C562; P80C562

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT	
Analog inputs						
V _{IN}	analog input voltage		AV _{SS} -0.2	AV _{DD} + 0.2	V	
V _{REF+}	reference voltage (+)		-	AV _{DD} + 0.2	V	
V_{REF-}	reference voltage (-)		$AV_{SS} - 0.2$	-	V	
R _{REF}	resistance between $V_{\text{REF+}}$ and $V_{\text{REF-}}$		5	25	kΩ	
C _{IA}	analog input capacitance		-	15	pF	
t _{ADS}	sampling time		-	6t _{CY}	μs	
t _{ADC}	conversion time (including sample time)		-	24t _{CY}	μs	
DL _e	differential non-linearity	notes 7 and 11	-	±1	LSB	
IL _e	integral non-linearity	notes 6 and 8	-	±1	LSB	
OS _e	offset error	notes 6 and 10	-	±1	LSB	
G _e	gain error	notes 6 and 9	-	±0.4	%	
M _{ctc}	channel-to-channel matching		-	±1	LSB	
Ct	crosstalk between P5 inputs	0 to 100 kHz	-	-60	dB	

Notes to the DC characteristics

- 1. The operating supply current is measured with all output pins disconnected; XTAL1 driven with $t_r = t_f = 10 \text{ ns}$; $V_{IL} = V_{SS} + 0.5 \text{ V}$; $V_{IH} = V_{DD} - 0.5 \text{ V}$; XTAL2 not connected; $\overline{EA} = RST = Port 0 = \overline{EW} = V_{DD}$; STADC = V_{SS} .
- 2. The Idle mode supply current is measured with all output pins disconnected; XTAL1 driven with t_r = t_f = 10 ns; V_{IL} = V_{SS} + 0.5 V; V_{IH} = V_{DD} - 0.5 V; XTAL2 not connected; EA = Port 0 = EW = V_{DD}; RST = STADC = V_{SS}.
- 3. The Power-down current is measured with all output pins disconnected; XTAL2 not connected; $\overline{EA} = Port \ 0 = \overline{EW} = V_{DD}$; RST = STADC = XTAL1 = V_{SS}.
- 4. Capacitive loading on Ports 0 and 2 may cause spurious noise pulses to be superimposed on the low level output voltage of ALE and Ports 1, 3 and 4. The noise is due to external bus capacitance discharging into the Port 0 and Port 2 pins when these pins make HIGH-to-LOW transitions during bus operations. In the most adverse condition (capacitive loading > 100 pF), the noise pulse on the ALE line may exceed 0.8 V. In such events it may be required to qualify ALE with a Schmitt trigger, or use an address latch with a Schmitt trigger strobe input.
- 5. Capacitive loading on Ports 0 and 2 may cause the high level output voltage on ALE and PSEN to momentarily fall below to 0.9V_{DD} specification when the address bits are stabilizing.
- 6. $V_{REF+} = 5.12 \text{ V}; V_{REF-} = 0 \text{ V}; V_{DDA} = 5.0 \text{ V}.$
- 7. The differential non-linearity (DL_e) is the difference between the actual step width and the ideal step width.
- 8. The integral non-linearity (IL_e) is the peak difference between the centre of the steps of the actual and the ideal transfer curve after appropriate adjustment of gain and offset error.
- The gain error (G_e) is the relative difference in percent between the straight line fitting the actual transfer curve after removing offset error, and the straight line which fits the ideal transfer curve. Gain error is constant at every point on the transfer curve.
- 10. The offset error (OS_e) is the absolute difference between the straight line which fits the actual transfer curve after removing gain error, and a straight line which fits the ideal transfer curve. The offset error is constant at every point of the actual transfer curve.
- 11. $V_{REF-} = 0 \text{ V}$; $V_{DDA} = 5 \text{ V}$; $V_{REF+} = 5.12 \text{ V}$. The ADC is monotonic with no missing codes. Measurement by continuously increasing V_{IN} from -20 mV to 5.12 V in increments of 2 mV.







P83C562; P80C562

23 SOLDERING

23.1 Introduction

There is no soldering method that is ideal for all IC packages. Wave soldering is often preferred when through-hole and surface mounted components are mixed on one printed-circuit board. However, wave soldering is not always suitable for surface mounted ICs, or for printed-circuits with high population densities. In these situations reflow soldering is often used.

This text gives a very brief insight to a complex technology. A more in-depth account of soldering ICs can be found in our *"IC Package Databook"* (order code 9398 652 90011).

23.2 Reflow soldering

Reflow soldering techniques are suitable for all PLCC packages.

The choice of heating method may be influenced by larger PLCC packages (44 leads, or more). If infrared or vapour phase heating is used and the large packages are not absolutely dry (less than 0.1% moisture content by weight), vaporization of the small amount of moisture in them can cause cracking of the plastic body. For more information, refer to the Drypack chapter in our "Quality Reference Handbook" (order code 9397 750 00192).

Reflow soldering requires solder paste (a suspension of fine solder particles, flux and binding agent) to be applied to the printed-circuit board by screen printing, stencilling or pressure-syringe dispensing before package placement.

Several techniques exist for reflowing; for example, thermal conduction by heated belt. Dwell times vary between 50 and 300 seconds depending on heating method. Typical reflow temperatures range from 215 to 250 °C.

Preheating is necessary to dry the paste and evaporate the binding agent. Preheating duration: 45 minutes at 45 °C.

23.3 Wave soldering

Wave soldering techniques can be used for all PLCC packages if the following conditions are observed:

- A double-wave (a turbulent wave with high upward pressure followed by a smooth laminar wave) soldering technique should be used.
- The longitudinal axis of the package footprint must be parallel to the solder flow.
- The package footprint must incorporate solder thieves at the downstream corners.

During placement and before soldering, the package must be fixed with a droplet of adhesive. The adhesive can be applied by screen printing, pin transfer or syringe dispensing. The package can be soldered after the adhesive is cured.

Maximum permissible solder temperature is 260 °C, and maximum duration of package immersion in solder is 10 seconds, if cooled to less than 150 °C within 6 seconds. Typical dwell time is 4 seconds at 250 °C.

A mildly-activated flux will eliminate the need for removal of corrosive residues in most applications.

23.4 Repairing soldered joints

Fix the component by first soldering two diagonallyopposite end leads. Use only a low voltage soldering iron (less than 24 V) applied to the flat part of the lead. Contact time must be limited to 10 seconds at up to 300 °C. When using a dedicated tool, all other leads can be soldered in one operation within 2 to 5 seconds between 270 and 320 °C.

Philips Semiconductors – a worldwide company

Netherlands: Postbus 90050, 5600 PB EINDHOVEN, Bldg. VB, Argentina: see South America Australia: 34 Waterloo Road, NORTH RYDE, NSW 2113, Tel. +61 2 9805 4455, Fax. +61 2 9805 4466 Austria: Computerstr. 6, A-1101 WIEN, P.O. Box 213, Tel. +43 1 60 101. Fax. +43 1 60 101 1210 Belarus: Hotel Minsk Business Center, Bld. 3, r. 1211, Volodarski Str. 6, 220050 MINSK, Tel. +375 172 200 733, Fax. +375 172 200 773 Belgium: see The Netherlands Brazil: see South America Bulgaria: Philips Bulgaria Ltd., Energoproject, 15th floor, 51 James Bourchier Blvd., 1407 SOFIA, Tel. +359 2 689 211, Fax. +359 2 689 102 Canada: PHILIPS SEMICONDUCTORS/COMPONENTS, Tel. +1 800 234 7381 China/Hong Kong: 501 Hong Kong Industrial Technology Centre, 72 Tat Chee Avenue, Kowloon Tong, HONG KONG, Tel. +852 2319 7888, Fax. +852 2319 7700 Colombia: see South America Czech Republic: see Austria Denmark: Prags Boulevard 80, PB 1919, DK-2300 COPENHAGEN S, Tel. +45 32 88 2636, Fax. +45 31 57 0044 Finland: Sinikalliontie 3, FIN-02630 ESPOO, Tel. +358 9 615800, Fax. +358 9 61580920 France: 4 Rue du Port-aux-Vins. BP317. 92156 SURESNES Cedex. Tel. +33 1 40 99 6161, Fax. +33 1 40 99 6427 Germany: Hammerbrookstraße 69, D-20097 HAMBURG, Tel. +49 40 23 53 60, Fax. +49 40 23 536 300 Greece: No. 15, 25th March Street, GR 17778 TAVROS/ATHENS, Tel. +30 1 4894 339/239, Fax. +30 1 4814 240 Hungary: see Austria India: Philips INDIA Ltd, Shivsagar Estate, A Block, Dr. Annie Besant Rd. Worli, MUMBAI 400 018, Tel. +91 22 4938 541, Fax. +91 22 4938 722 Indonesia: see Singapore Ireland: Newstead, Clonskeagh, DUBLIN 14, Tel. +353 1 7640 000, Fax. +353 1 7640 200 Israel: RAPAC Electronics, 7 Kehilat Saloniki St, PO Box 18053, TEL AVIV 61180, Tel. +972 3 645 0444, Fax. +972 3 649 1007 Italy: PHILIPS SEMICONDUCTORS, Piazza IV Novembre 3, 20124 MILANO, Tel. +39 2 6752 2531, Fax. +39 2 6752 2557 Japan: Philips Bldg 13-37, Kohnan 2-chome, Minato-ku, TOKYO 108, Tel. +81 3 3740 5130, Fax. +81 3 3740 5077 Korea: Philips House, 260-199 Itaewon-dong, Yongsan-ku, SEOUL, Tel. +82 2 709 1412, Fax. +82 2 709 1415 Malaysia: No. 76 Jalan Universiti, 46200 PETALING JAYA, SELANGOR, Tel. +60 3 750 5214, Fax. +60 3 757 4880 Mexico: 5900 Gateway East, Suite 200, EL PASO, TEXAS 79905, Tel. +9-5 800 234 7381 Middle East: see Italy

Tel. +31 40 27 82785, Fax. +31 40 27 88399 New Zealand: 2 Wagener Place, C.P.O. Box 1041, AUCKLAND, Tel. +64 9 849 4160, Fax. +64 9 849 7811 Norway: Box 1, Manglerud 0612, OSLO, Tel. +47 22 74 8000, Fax. +47 22 74 8341 Philippines: Philips Semiconductors Philippines Inc., 106 Valero St. Salcedo Village, P.O. Box 2108 MCC, MAKATI, Metro MANILA, Tel. +63 2 816 6380, Fax. +63 2 817 3474 Poland: UI. Lukiska 10, PL 04-123 WARSZAWA, Tel. +48 22 612 2831, Fax. +48 22 612 2327 Portugal: see Spain Romania: see Italy Russia: Philips Russia, UI. Usatcheva 35A, 119048 MOSCOW, Tel. +7 095 755 6918, Fax. +7 095 755 6919 Singapore: Lorong 1, Toa Payoh, SINGAPORE 1231, Tel. +65 350 2538, Fax. +65 251 6500 Slovakia: see Austria Slovenia: see Italy South Africa: S.A. PHILIPS Pty Ltd., 195-215 Main Road Martindale, 2092 JOHANNESBURG, P.O. Box 7430 Johannesburg 2000, Tel. +27 11 470 5911, Fax. +27 11 470 5494 South America: Rua do Rocio 220, 5th floor, Suite 51, 04552-903 São Paulo, SÃO PAULO - SP, Brazil, Tel. +55 11 821 2333, Fax. +55 11 829 1849 Spain: Balmes 22 08007 BARCELONA Tel. +34 3 301 6312. Fax. +34 3 301 4107 Sweden: Kottbygatan 7, Akalla, S-16485 STOCKHOLM, Tel. +46 8 632 2000, Fax. +46 8 632 2745 Switzerland: Allmendstrasse 140, CH-8027 ZÜRICH, Tel. +41 1 488 2686, Fax. +41 1 481 7730 Taiwan: Philips Semiconductors, 6F, No. 96, Chien Kuo N. Rd., Sec. 1, TAIPEI, Taiwan Tel. +886 2 2134 2865, Fax. +886 2 2134 2874 Thailand: PHILIPS ELECTRONICS (THAILAND) Ltd. 209/2 Sanpavuth-Bangna Road Prakanong, BANGKOK 10260, Tel. +66 2 745 4090, Fax. +66 2 398 0793 Turkey: Talatpasa Cad. No. 5, 80640 GÜLTEPE/ISTANBUL, Tel. +90 212 279 2770, Fax. +90 212 282 6707 Ukraine: PHILIPS UKRAINE, 4 Patrice Lumumba str., Building B, Floor 7, 252042 KIEV, Tel. +380 44 264 2776, Fax. +380 44 268 0461 United Kingdom: Philips Semiconductors Ltd., 276 Bath Road, Haves. MIDDLESEX UB3 5BX, Tel. +44 181 730 5000, Fax. +44 181 754 8421

United States: 811 East Arques Avenue, SUNNYVALE, CA 94088-3409, Tel. +1 800 234 7381

Uruguay: see South America

Vietnam: see Singapore

Yugoslavia: PHILIPS, Trg N. Pasica 5/v, 11000 BEOGRAD, Tel. +381 11 625 344, Fax.+381 11 635 777

For all other countries apply to: Philips Semiconductors, Marketing & Sales Communications, Building BE-p, P.O. Box 218, 5600 MD EINDHOVEN, The Netherlands, Fax. +31 40 27 24825

© Philips Electronics N.V. 1997

SCA54

All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner.

The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent- or other industrial or intellectual property rights.

Printed in The Netherlands

457047/1200/01/pp52

Date of release: 1997 Apr 08

Document order number: 9397 750 02133

Let's make things better.

Internet: http://www.semiconductors.philips.com



