

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFI

Details	
Product Status	Active
Core Processor	PIC
Core Size	16-Bit
Speed	32MHz
Connectivity	I ² C, IrDA, LINbus, PMP, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, LVD, POR, PWM, WDT
Number of I/O	35
Program Memory Size	128KB (43K x 24)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	8K x 8
Voltage - Supply (Vcc/Vdd)	2V ~ 3.6V
Data Converters	A/D 13x10b/12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	44-VQFN Exposed Pad
Supplier Device Package	44-QFN (8x8)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic24fj128ga204-e-ml

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Features	PIC24FJ64GA204	PIC24FJ128GA204
Operating Frequency	DC – 32	2 MHz
Program Memory (bytes)	64K	128K
Program Memory (instructions)	22,016	44,032
Data Memory (bytes)	8k	<
Interrupt Sources (soft vectors/ NMI traps)	71 (6	7/4)
I/O Ports	Ports A	., B, C
Total I/O Pins	35	5
Remappable Pins	25 (24 I/Os, 1	I Input only)
Timers:		
Total Number (16-bit)	5(1)
32-Bit (from paired 16-bit timers)	2	
Input Capture w/Timer Channels	6 ⁽¹	1)
Output Compare/PWM Channels	6 ⁽¹	1)
Input Change Notification Interrupt	35	5
Serial Communications:		
UART	4(1	1)
SPI (3-wire/4-wire)	3(1	1)
I ² C™	2	
Digital Signal Modulator (DSM)	Ye	S
Parallel Communications (EPMP/PSP)	Ye	s
JTAG Boundary Scan	Ye	s
12-Bit SAR Analog-to-Digital Converter (A/D) (input channels)	13	3
Analog Comparators	3	
CTMU Interface	13 Cha	Innels
Resets (and Delays)	Core <u>POR</u> , VDD POR, VBAT PO MCLR, WDT, Illegal Opco Hardware Traps, Configu (OST, PL	ode, REPEAT Instruction, uration Word Mismatch
Instruction Set	76 Base Instructions, Multiple	Addressing Mode Variations
Packages	44-Pin TQFF	^D and QFN
Cryptographic Engine	Supports AES with 128, 192 and True Random and Pseudora On-Chip OT	andom Number Generator,
RTCC	Ye	s


TABLE 1-1: DEVICE FEATURES FOR THE PIC24FJ128GA204 FAMILY: 44-PIN DEVICES

Note 1: Peripherals are accessible through remappable pins.

TABLE 4-3: CPU CORE REGISTERS MAP

4 -J.	0.00																
Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
0000								Working	Register 0								0000
0002								Working	Register 1								0000
0004								Working	Register 2								0000
0006								Working	Register 3								0000
0008								Working	Register 4								0000
000A								Working	Register 5								0000
000C								Working	Register 6								0000
000E								Working	Register 7								0000
0010								Working	Register 8								0000
0012								Working	Register 9								0000
0014								Working F	Register 10								0000
0016								Working F	Register 11								0000
0018								Working F	Register 12								0000
001A								Working F	Register 13								0000
001C								Working F	Register 14								0000
001E								Working F	Register 15								0800
0020							Stack	Pointer Lin	nit Value Re	egister							XXXX
002E							Progra	m Counter	Low Word F	Register							0000
0030	—	—	—	—	—	—	—	—			Progra	m Counter I	High Word	Register			0000
0032	—	—	—	—	—	—			Ext	ended Data	Space Re	ad Page Ac	ldress Regi	ister			0001
0034	—	— — — — — — Extended Data Space Write Page Address Register					0001										
0036							REP	EAT LOOP C	Counter Reg	jister							XXXX
0042	—	-	_	_	—	_	—	DC	IPL2	IPL1	IPL0	RA	Ν	OV	Z	С	0000
0044	—	-	_	—	_	—	_	_	-	_	-	—	IPL3	r	—	_	0004
0052	_	_						Disabl	e Interrupts	Counter R	egister						xxxx
0054	_	_	—	—	—	—	—	_			Table N	lemory Pag	e Address	Register			0000
	Addr 0000 0002 0004 0006 0008 000A 000C 000E 0010 0012 0014 0016 0018 0014 0016 0018 0014 0016 0018 0012 0014 0012 0020 002E 0030 0032 0034 0036 0042 0044 0052	Addr Bit 15 0000	Addr Bit 15 Bit 14 0000	AddrBit 15Bit 14Bit 130000	AddrBit 15Bit 14Bit 13Bit 120000	AddrBit 15Bit 14Bit 13Bit 12Bit 110000	AddrBit 15Bit 14Bit 13Bit 12Bit 11Bit 100000000200040006000800080000400004000500060007000800090009000900000001000120012001400150016001800180019001900100010001140012001300140014001500160017001800190019001900100011001200120013001400140015003000300031003200340034003400340034003400340034003400340034003400340034003400340035003500520052005200520052005200520052005200520052005200520052005200520052	Addr Bit 15 Bit 14 Bit 13 Bit 12 Bit 11 Bit 10 Bit 9 0000	Addr Bit 15 Bit 14 Bit 13 Bit 12 Bit 11 Bit 10 Bit 9 Bit 8 0000	Addr Bit 15 Bit 14 Bit 13 Bit 12 Bit 11 Bit 10 Bit 9 Bit 8 Bit 7 0000	Addr Bit 15 Bit 14 Bit 13 Bit 12 Bit 11 Bit 10 Bit 8 Bit 8 Bit 7 Bit 6 0000	AddrBit 15Bit 14Bit 13Bit 12Bit 11Bit 10Bit 9Bit 8Bit 7Bit 6Bit 50000	Addr Bit 15 Bit 14 Bit 13 Bit 12 Bit 11 Bit 10 Bit 9 Bit 8 Bit 7 Bit 6 Bit 5 Bit 4 0000	AddrBit 15Bit 14Bit 13Bit 12Bit 11Bit 10Bit 9Bit 8Bit 7Bit 6Bit 5Bit 4Bit 30000	AddrBit 15Bit 14Bit 13Bit 12Bit 11Bit 10Bit 9Bit 8Bit 7Bit 6Bit 5Bit 4Bit 3Bit 200000002000400060006000700080008000000000000000000000000000000010002000200030004000400050006000600070008000800090009000900090009001000100010001100120012001300140014001500150016001600170018001800190019001900100010001000110012001200130014001400150015001600170018001800190019001900190019001900190019001900190019001900190019001900190	Addr Bit 15 Bit 14 Bit 13 Bit 12 Bit 11 Bit 10 Bit 9 Bit 8 Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 0000	Addr Bit 15 Bit 14 Bit 13 Bit 12 Bit 11 Bit 10 Bit 8 Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 0000

Legend: — = unimplemented, read as '0'; r = reserved, do not modify; x = unknown value on Reset. Reset values are shown in hexadecimal.



REGISTER 7-1: RCON: RESET CONTROL REGISTER (CONTINUED)

bit 5	SWDTEN: Software Enable/Disable of WDT bit ⁽⁴⁾ 1 = WDT is enabled 0 = WDT is disabled
bit 4	WDTO: Watchdog Timer Time-out Flag bit ⁽¹⁾ 1 = WDT time-out has occurred 0 = WDT time-out has not occurred
bit 3	SLEEP: Wake from Sleep Flag bit ⁽¹⁾
	1 = Device has been in Sleep mode0 = Device has not been in Sleep mode
bit 2	IDLE: Wake from Idle Flag bit ⁽¹⁾
	1 = Device has been in Idle mode0 = Device has not been in Idle mode
bit 1	BOR: Brown-out Reset Flag bit ⁽¹⁾
	 1 = A Brown-out Reset has occurred (also set after a Power-on Reset) 0 = A Brown-out Reset has not occurred
bit 0	POR: Power-on Reset Flag bit ⁽¹⁾
	1 = A Power-on Reset has occurred0 = A Power-on Reset has not occurred
Noto 1:	All of the Reset status hits may be set or cleared in software. Setting one of

- **Note 1:** All of the Reset status bits may be set or cleared in software. Setting one of these bits in software does not cause a device Reset.
 - 2: If the LPCFG Configuration bit is '1' (unprogrammed), the retention regulator is disabled and the RETEN bit has no effect.
 - **3:** Re-enabling the regulator after it enters Standby mode will add a delay, TVREG, when waking up from Sleep. Applications that do not use the voltage regulator should set this bit to prevent this delay from occurring.
 - 4: If the FWDTEN Configuration bit is '1' (unprogrammed), the WDT is always enabled, regardless of the SWDTEN bit setting.




TABLE 8-1: TRAP VECTOR DETAILS

Reserved Interrupt Vector 0

Interrupt Vector 1

Interrupt Vector 52 Interrupt Vector 53

Interrupt Vector 54

Interrupt Vector 116 Interrupt Vector 117

Start of Code

See Table 8-2 for the interrupt vector list.

Vector Number	IVT Address	AIVT Address	Trap Source
0	000004h	000104h	Reserved
1	000006h	000106h	Oscillator Failure
2	000008h	000108h	Address Error
3	00000Ah	00010Ah	Stack Error
4	00000Ch	00010Ch	Math Error
5	00000Eh	00010Eh	Reserved
6	000010h	000110h	Reserved
7	000012h	000112h	Reserved

000114h

00017Ch

00017Eh

000180h

0001FEh

000200h

Note 1:

Alternate Interrupt Vector Table (AIVT)⁽¹⁾

U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	DMA1IF	AD1IF	U1TXIF	U1RXIF	SPI1TXIF	SPI1IF	T3IF
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
T2IF	OC2IF	IC2IF	DMA0IF	T1IF	OC1IF	IC1IF	INT0IF
bit 7							bit C
Legend:							
R = Readabl		W = Writable			nented bit, read		
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkn	iown
bit 15	Unimplemer	nted: Read as '	0'				
bit 14	-	IA Channel 1 Ir		atus bit			
	1 = Interrupt	request has oc request has no	curred				
bit 13	•	Event Interrupt					
51(15)		request has oc	•				
	•	request has no					
bit 12	U1TXIF: UAF	RT1 Transmitte	r Interrupt Flag	Status bit			
		request has oc request has no					
pit 11	U1RXIF: UA	RT1 Receiver li	nterrupt Flag St	tatus bit			
		request has oc request has no					
bit 10	SPI1TXIF: S	PI1 Transmit In	terrupt Flag Sta	atus bit			
	•	request has oc request has no					
bit 9	•	General Interr		bit			
	1 = Interrupt	request has oc request has no	curred				
bit 8	-	Interrupt Flag					
	1 = Interrupt	request has oc request has no	curred				
bit 7		Interrupt Flag					
	1 = Interrupt	request has oc request has no	curred				
bit 6		ut Compare Ch		ot Flag Status I	bit		
	1 = Interrupt	request has oc request has no	curred				
bit 5	-	Capture Chann		lag Status bit			
	1 = Interrupt	request has oc request has no	curred				
bit 4		IA Channel 0 Ir		atus bit			
		request has oc					
		request has no					
bit 3		Interrupt Flag					
	1 = Interrupt	request has oc	curred				

REGISTER	8-10: IFS5:	INTERRUPT	FLAGSIAI	US REGISTE	:K 5		
U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0
	—	_		SPI3TXIF	SPI3IF	U4TXIF	U4RXIF
bit 15							bit 8
		5444	5444	5444.0		5444.6	
R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0
U4ERIF	—	I2C2BCIF	I2C1BCIF	U3TXIF	U3RXIF	U3ERIF	— hit 0
bit 7							bit 0
Legend:							
R = Readab	le bit	W = Writable	bit	U = Unimplem	nented bit, read	d as '0'	
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown
bit 15-12	-	ted: Read as '					
bit 11		PI3 Transmit In		atus bit			
		request has oco request has no					
bit 10	-	General Interro		bit			
		request has oc					
		request has no					
bit 9		RT4 Transmitter		Status bit			
		request has oco request has no					
bit 8		RT4 Receiver Ir		tatus bit			
		request has oc					
		request has no					
bit 7		RT4 Error Interr		s bit			
	•	request has oco request has not					
bit 6	•	ited: Read as '					
bit 5	-	C2 Bus Collisio		a Status bit			
		request has oc		9			
	0 = Interrupt	request has no	toccurred				
bit 4		C1 Bus Collisio		g Status bit			
	•	request has oco request has not					
bit 3	•	RT3 Transmitter		Status hit			
bit o		request has oc		Oldius bit			
		request has no					
bit 2	U3RXIF: UAF	RT3 Receiver Ir	nterrupt Flag S	tatus bit			
		request has oc					
bit 1	-	request has no [:] RT3 Error Interr		- hit			
		request has oc					
		request has not					
bit 0	Unimplemen	ted: Read as '	0'				

REGISTER 8-10: IFS5: INTERRUPT FLAG STATUS REGISTER 5

REGISTER 8-27: IPC6: INTERRUPT PRIORITY CONTROL REGISTER 6

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
_	T4IP2	T4IP1	T4IP0	—	OC4IP2	OC4IP1	OC4IP0
bit 15							bit
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
	OC3IP2	OC3IP1	OC3IP0	—	DMA2IP2	DMA2IP1	DMA2IP0
bit 7							bit
Legend:							
R = Readabl	e bit	W = Writable	bit	U = Unimpler	mented bit, read	1 as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
bit 15	-	ted: Read as '					
bit 14-12		imer4 Interrupt pt is Priority 7 (-	(interrunt)			
	•	ipt is Fridily 7 (ingriest priority	/ interrupt)			
	•						
	•						
		pt is Priority 1 pt source is dis	ahled				
bit 11		ited: Read as '					
bit 10-8	-	Output Compa		nterrupt Priorit	v bits		
		pt is Priority 7 (-	<i>y</i> 2.00		
	•	. , ,					
	•						
	• 001 = Interru	pt is Priority 1					
		pt source is dis	abled				
bit 7	Unimplemen	ted: Read as '	0'				
bit 6-4	OC3IP<2:0>:	Output Compa	are Channel 3	nterrupt Priorit	y bits		
	111 = Interru	pt is Priority 7 ((highest priority	/ interrupt)			
	•						
	•						
		pt is Priority 1					
hit 2		pt source is dis					
bit 3 bit 2.0	-	ited: Read as ' >: DMA Chann		riority bite			
bit 2-0		>: DIVIA Chann pt is Priority 7 (•	•			
	•	ipt is Fridily 7 (ingriest priority	/ interrupt)			
	•						
	•						
		pt is Priority 1					
	000 - Intorru	pt source is dis	ablad				

REGISTER 10-2: DSWAKE: DEEP SLEEP WAKE-UP SOURCE REGISTER⁽¹⁾

U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0, HS
—	—	—	—	—		—	DSINT0
bit 15							bit 8

R/W-0, HS	U-0	U-0	R/W-0, HS	R/W-0, HS	R/W-0, HS	U-0	U-0
DSFLT	—	—	DSWDT	DSRTCC	DSMCLR	—	—
bit 7							bit 0

Legend:	HS = Hardware Settable bit		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	1 as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-9	Unimplemented: Read as '0'
bit 8	DSINT0: Deep Sleep Interrupt-on-Change bit
	 1 = Interrupt-on-change was asserted during Deep Sleep 0 = Interrupt-on-change was not asserted during Deep Sleep
bit 7	DSFLT: Deep Sleep Fault Detect bit
	1 = A Fault occurred during Deep Sleep and some Deep Sleep configuration settings may have been corrupted
	0 = No Fault was detected during Deep Sleep
bit 6-5	Unimplemented: Read as '0'
bit 4	DSWDT: Deep Sleep Watchdog Timer Time-out bit
	 1 = The Deep Sleep Watchdog Timer timed out during Deep Sleep 0 = The Deep Sleep Watchdog Timer did not time out during Deep Sleep
bit 3	DSRTCC: Deep Sleep Real-Time Clock and Calendar Alarm bit
	 1 = The Real-Time Clock and Calendar triggered an alarm during Deep Sleep 0 = The Real-Time Clock and Calendar did not trigger an alarm during Deep Sleep
bit 2	DSMCLR: Deep Sleep MCLR Event bit
	 1 = The MCLR pin was active and was asserted during Deep Sleep 0 = The MCLR pin was not active, or was active, but not asserted during Deep Sleep
bit 1-0	Unimplemented: Read as '0'

Note 1: All register bits are cleared when the DSEN (DSCON<15>) bit is set.

REGISTER 11-3: ANSC: PORTC ANALOG FUNCTION SELECTION REGISTER⁽¹⁾

Legend: R = Readable		W = Writable			nented hit read		
bit 7							bit C
—	_	_	_	—		ANSC<2:0>	
U-0	U-0	U-0	U-0	U-0	R/W-1	R/W-1	R/W-1
bit 15							bit 8
	_	—		—	—	—	—
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0

R = Readable bitW = Writable bitU = Unimplemented bit, read as '0'-n = Value at POR'1' = Bit is set'0' = Bit is clearedx = Bit is unknown

bit 15-3 Unimplemented: Read as '0'

bit 2-0 ANSC<2:0>: PORTC Analog Function Selection bits 1 = Pin is configured in Analog mode; I/O port read is disabled 0 = Pin is configured in Digital mode; I/O port read is enabled

Note 1: These pins are not available in 28-pin devices.

REGISTER 11-10: RPINR11: PERIPHERAL PIN SELECT INPUT REGISTER 11

U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—	OCFBR5	OCFBR4	OCFBR3	OCFBR2	OCFBR1	OCFBR0
bit 15	•						bit 8
U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—	OCFAR5	OCFAR4	OCFAR3	OCFAR2	OCFAR1	OCFAR0
bit 7							bit 0
Legend:							

Legena.				
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 15-14	Unimplemented: Read as '0'
bit 13-8	OCFBR<5:0>: Assign Output Compare Fault B (OCFB) to Corresponding RPn or RPIn Pin bits
bit 7-6	Unimplemented: Read as '0'
bit 5-0	OCFAR<5:0>: Assign Output Compare Fault A (OCFA) to Corresponding RPn or RPIn Pin bits

REGISTER 11-11: RPINR17: PERIPHERAL PIN SELECT INPUT REGISTER 17

U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1		
—	—		U3RXR<5:0>						
bit 15							bit 8		


U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 7 bit 0							

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, rea	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-14 Unimplemented: Read as '0'

bit 13-8 U3RXR<5:0>: Assign UART3 Receive (U3RX) to Corresponding RPn or RPIn Pin bits

bit 7-0 Unimplemented: Read as '0'



REGISTE	ER 16-1: SPIxCON1L: SPI	CONTROL REGISTER 1 LOW (CONTINUED)
bit 11-10	MODE<32,16>: Serial Wor	t Length bits ^(1,4)
	<u>AUDEN = 0:</u>	
	MODE32 MODE	16 COMMUNICATION 32-Bit
	1 x 0 1	16-Bit
	0 0	8-Bit
	AUDEN = 1:	
	MODE32 MODE	
	1 1	24-Bit Data, 32-Bit FIFO, 32-Bit Channel/64-Bit Frame
	1 0 0 1	32-Bit Data, 32-Bit FIFO, 32-Bit Channel/64-Bit Frame 16-Bit Data, 16-Bit FIFO, 32-Bit Channel/64-Bit Frame
	0 0	16-Bit Data, 16-Bit FIFO, 16-Bit Channel/32-Bit Frame
bit 9	SMP: SPIx Data Input Sam	ple Phase bit
	Master Mode:	
		t the end of data output time
		t the middle of data output time
		d at the middle of data output time, regardless of the SMP bit setting.
bit 8	CKE: SPIx Clock Edge Sel	
		ansition from active clock state to Idle clock state ansition from Idle clock state to active clock state
bit 7	SSEN: Slave Select Enable	
	$1 = \overline{SSx}$ pin is used by the	nacro in Slave mode; \overline{SSx} pin is used as the slave select input he macro (\overline{SSx} pin will be controlled by the port I/O)
bit 6	CKP: Clock Polarity Select	
		nigh level; active state is a low level
	0 = Idle state for clock is a	ow level; active state is a high level
bit 5	MSTEN: Master Mode Ena	ble bit
	1 = Master mode 0 = Slave mode	
bit 4	DISSDI: Disable SDIx Inpu	Port bit
DIL 4	•	the module; pin is controlled by the port function
	0 = SDIx pin is controlled b	/ the module
bit 3	DISSCK: Disable SCKx Ou	
	 1 = SCKx pin is not used by 0 = SCKx pin is controlled I 	y the module; pin is controlled by the port function by the module
bit 2	MCLKEN: Master Clock Er	able bit ⁽³⁾
	1 = MCLK is used by the B 0 = PBCLK is used by the I	
bit 1	SPIFE: Frame Sync Pulse	Edge Select bit
		to-active edge) coincides with the first bit clock to-active edge) precedes the first bit clock
bit 0	ENHBUF: Enhanced Buffer	Mode Enable bit
	 1 = Enhanced Buffer Mode 0 = Enhanced Buffer Mode 	
Note 1:	When AUDEN = 1, this module	functions as if CKE = 0, regardless of its actual value.
2:	When FRMEN = 1, SSEN is no	-
3:	MCLKEN can only be written w	nen the SPIEN bit = 0.
4:	This channel is not meaningful	for DSP/PCM mode as LRC follows FRMSYPW.

4: This channel is not meaningful for DSP/PCM mode as LRC follows FRMSYPW.

17.2 Setting Baud Rate when Operating as a Bus Master

To compute the Baud Rate Generator reload value, use Equation 17-1.

EQUATION 17-1: COMPUTING BAUD RATE RELOAD VALUE⁽¹⁾

$$I2CxBRG = \left(\left(\frac{1}{FSCL} - PGDx \right) \times \frac{FCY}{2} \right) - 2$$

Note 1: Based on FCY = FOSC/2; Doze mode and PLL are disabled.

17.3 Slave Address Masking

The I2CxMSK register (Register 17-4) designates address bit positions as "don't care" for both 7-Bit and 10-Bit Addressing modes. Setting a particular bit location (= 1) in the I2CxMSK register causes the slave module to respond, whether the corresponding address bit value is a '0' or a '1'. For example, when I2CxMSK is set to '0010000000', the slave module will detect both addresses, '000000000' and '001000000'.

To enable address masking, the Intelligent Peripheral Management Interface (IPMI) must be disabled by clearing the STRICT bit (I2CxCONL<11>).

Note: As a result of changes in the I²C[™] protocol, the addresses in Table 17-1 are reserved and will not be Acknowledged in Slave mode. This includes any address mask settings that include any of these addresses.

1)

Slave Address	R/W Bit	Description				
000 000	0	General Call Address ⁽²⁾				
0000 0000	1	Start Byte				
0000 001	х	Cbus Address				
0000 01x	х	Reserved				
0000 1xx	Х	HS Mode Master Code				
1111 0xx	х	10-Bit Slave Upper Byte ⁽³⁾				
1111 1xx	х	Reserved				

Note 1: The address bits listed here will never cause an address match independent of address mask settings.

2: This address will be Acknowledged only if GCEN = 1.

3: A match on this address can only occur on the upper byte in 10-Bit Addressing mode.

REGISTER 19-3: MDCAR: DATA SIGNAL MODULATOR CARRIER CONTROL

	REG	ISTER								
R/W-x	R/W-x	R/W-x	U-0	R/W-x	R/W-x	R/W-x	R/W-x			
CHODIS	CHPOL	CHSYNC	_	CH3 ⁽¹⁾	CH2 ⁽¹⁾	CH1 ⁽¹⁾	CH0 ⁽¹⁾			
bit 15	·			·			bit 8			
R/W-0	R/W-x	R/W-x	U-0	R/W-x	R/W-x	R/W-x	R/W-x			
CLODIS	CLPOL	CLSYNC	_	CL3 ⁽¹⁾	CL2 ⁽¹⁾	CL1 ⁽¹⁾	CL0 ⁽¹⁾			
bit 7							bit 0			
Legend:										
R = Readable	e bit	W = Writable b	it	U = Unimpler	nented bit, rea	d as '0'				
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle		x = Bit is unkr	nown			
bit 15	CHODIS: DS	SM High Carrier (Dutput Disabl	e bit						
		ignal driving the p	-		ed by CH<3:0>) is disabled				
	0 = Output si	gnal driving the	peripheral out	tput pin is enab	led					
bit 14		M High Carrier P	•	bit						
		high carrier sign high carrier sign		ted						
bit 13	CHSYNC: D	SM High Carrier	Synchronizat	ion Enable bit						
		or waits for a fallin					low carrier			
h:+ 40		or output is not sy		o the high time	carrier signal	,				
bit 12	-	nted: Read as '0		· · · · · · (1)						
bit 11-8	1111	M Data High Ca	Ther Selection	1 DILS(")						
	•									
	• = Reserve	d								
	•									
	1010 1001 = Output Compare/PWM Module 6 output									
		ut Compare/PWI								
	0111 = Output Compare/PWM Module 4 output									
		ut Compare/PWI								
	•	ut Compare/PWI ut Compare/PWI		•						
		rence Clock Out		utput						
	0010 = Input	on MDCIN2 pin								
		on MDCIN1 pin								
bit 7	0000 = Vss	dulator Low Car	rier Output Di	sahla hit						
	1 = Output si	ignal driving the pignal driving	peripheral out	tput pin (selecte) is disabled				
bit 6	•	dulator Low Carri	•	• •						
Dit U		low carrier signa	•							
		low carrier signa		ed						

Note 1: Narrowed carrier pulse widths or spurs may occur in the signal stream if the carrier is not synchronized.

REGISTER 20-4: PMCON4: EPMP CONTROL REGISTER 4

U-0	R/W-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0
_	PTEN14		—	—	—	PTEN<9:8>	
bit 15							bit 8

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
		PTEN<7:3>				PTEN<2:0>	
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15	Unimplemented: Read as '0'
bit 14	PTEN14: PMA14 Port Enable bit
	 1 = PMA14 functions as either Address Line 14 or Chip Select 1 0 = PMA14 functions as port I/O
bit 13-10	Unimplemented: Read as '0'
bit 9-3	PTEN<9:3>: EPMP Address Port Enable bits
	1 = PMA<9:3> function as EPMP address lines 0 = PMA<9:3> function as port I/Os
bit 2-0	PTEN<2:0>: PMALU/PMALH/PMALL Strobe Enable bits
	1 = PMA<2:0> function as either address lines or address latch strobes

0 = PMA<2:0> function as port I/Os

21.3.2 RTCVAL REGISTER MAPPINGS

REGISTER 21-4: YEAR: YEAR VALUE REGISTER⁽¹⁾

| U-0 |
|--------|--------|--------|--------|--------|--------|--------|--------|
| — | — | — | — | — | — | — | — |
| bit 15 | | | | | | | bit 8 |
| | | | | | | | |
| R/W-x |
| YRTEN3 | YRTEN2 | YRTEN2 | YRTEN1 | YRONE3 | YRONE2 | YRONE1 | YRONE0 |
| bit 7 | | | | | | | bit 0 |

Legend:R = Readable bitW = Writable bitU = Unimplemented bit, read as '0'-n = Value at POR'1' = Bit is set'0' = Bit is clearedx = Bit is unknown

bit 15-8 Unimplemented: Read as '0'

bit 7-4 **YRTEN<3:0>:** Binary Coded Decimal Value of Year's Tens Digit bits Contains a value from 0 to 9.

bit 3-0 **YRONE<3:0>:** Binary Coded Decimal Value of Year's Ones Digit bits Contains a value from 0 to 9.

Note 1: A write to this register is only allowed when RTCWREN = 1.

REGISTER 21-5: MTHDY: MONTH AND DAY VALUE REGISTER⁽¹⁾

U-0	U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
—	—	—	MTHTEN0	MTHONE3	MTHONE2	MTHONE1	MTHONE0
bit 15							bit 8

U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
—	—	DAYTEN1	DAYTEN0	DAYONE3	DAYONE2	DAYONE1	DAYONE0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-13	Unimplemented: Read as '0'
bit 12	MTHTEN0: Binary Coded Decimal Value of Month's Tens Digit bit Contains a value of '0' or '1'.
bit 11-8	MTHONE<3:0>: Binary Coded Decimal Value of Month's Ones Digit bits Contains a value from 0 to 9.
bit 7-6	Unimplemented: Read as '0'
bit 5-4	DAYTEN<1:0>: Binary Coded Decimal Value of Day's Tens Digit bits Contains a value from 0 to 3.
bit 3-0	DAYONE<3:0>: Binary Coded Decimal Value of Day's Ones Digit bits Contains a value from 0 to 9.

Note 1: A write to this register is only allowed when RTCWREN = 1.

22.8 Encrypting a Session Key

Note:	ECB and CBC modes are restricted to						
	128-bit session keys only.						

- 1. If not already set, set the CRYON bit.
- 2. If not already programmed, program the SKEYEN bit to '1'.

Note:	Setting	SKEYEN	permanently	makes
	Key #1 a	available as	a Key Encrypt	ion Key
	only. It c	annot be us	ed for other en	cryption
	or decry	ption operat	tions after that.	

- 3. Set OPMOD<3:0> to '1110'.
- Configure the CPHRSEL, CPHRMOD<2:0> and KEYMOD<1:0> register bit fields as desired, set SKEYSEL to '0'.
- 5. Read the KEYFAIL status bit. If this bit is '1', an illegal configuration has been selected and the encrypt operation will not be performed.
- Write the software generated session key into the CRYKEY register or generate a random key into the CRYKEY register. It is only necessary to write the lowest *n* bits of CRYKEY for a key length of *n*, as all unused key bits are ignored.
- Set the CRYGO bit. Poll the bit until it is cleared by hardware; alternatively, set the DONEIE bit (CRYCONL<11>) to generate an interrupt when the encryption is done.
- 8. Read the encrypted session key out of the appropriate CRYTXT register.
- 9. For total key lengths of more than 128 bits, set SKEYSEL to '1' and repeat Steps 6 and 7.
- 10. Set KEYSRC<3:0> to '0000' to use the session key to encrypt data.

22.9 Receiving a Session Key

- Note: ECB and CBC modes are restricted to 128-bit session keys only.
- 1. If not already set, set the CRYON bit.
- 2. If not already programmed, program the SKEYEN bit to '1'.
- Note: Setting SKEYEN permanently makes Key #1 available as a Key Encryption Key only. It cannot be used for other encryption or decryption operations after that. It also permanently disables the ability of software to decrypt the session key into the CRYTXTA register, thereby breaking programmatic security (i.e., software can read the unencrypted key).
- 3. Set OPMOD<3:0> to '1111'.
- Configure the CPHRSEL, CPHRMOD<2:0> and KEYMOD<1:0> register bit fields as desired, set SKEYSEL to '0'.
- 5. Read the KEYFAIL status bit. If this bit is '1', an illegal configuration has been selected and the encrypt operation will NOT be performed.
- 6. Write the encrypted session key received into the appropriate CRYTXT register.
- Set the CRYGO bit. Poll the bit until it is cleared by hardware; alternatively, set the DONEIE bit (CRYCONL<11>) to generate an interrupt when the process is done.
- 8. For total key lengths of more than 128 bits, set SKEYSEL to '1' and repeat Steps 6 and 7.
- 9. Set KEYSRC<3:0> to '0000' to use the newly generated session key to encrypt and decrypt data.

30.0 DEVELOPMENT SUPPORT

The PIC[®] microcontrollers (MCU) and dsPIC[®] digital signal controllers (DSC) are supported with a full range of software and hardware development tools:

- · Integrated Development Environment
- MPLAB[®] X IDE Software
- Compilers/Assemblers/Linkers
 - MPLAB XC Compiler
 - MPASM[™] Assembler
 - MPLINK[™] Object Linker/ MPLIB[™] Object Librarian
 - MPLAB Assembler/Linker/Librarian for Various Device Families
- · Simulators
 - MPLAB X SIM Software Simulator
- Emulators
 - MPLAB REAL ICE™ In-Circuit Emulator
- In-Circuit Debuggers/Programmers
 - MPLAB ICD 3
 - PICkit™ 3
- Device Programmers
 - MPLAB PM3 Device Programmer
- Low-Cost Demonstration/Development Boards, Evaluation Kits and Starter Kits
- Third-party development tools

30.1 MPLAB X Integrated Development Environment Software

The MPLAB X IDE is a single, unified graphical user interface for Microchip and third-party software, and hardware development tool that runs on Windows[®], Linux and Mac $OS^{®}$ X. Based on the NetBeans IDE, MPLAB X IDE is an entirely new IDE with a host of free software components and plug-ins for high-performance application development and debugging. Moving between tools and upgrading from software simulators to hardware debugging and programming tools is simple with the seamless user interface.

With complete project management, visual call graphs, a configurable watch window and a feature-rich editor that includes code completion and context menus, MPLAB X IDE is flexible and friendly enough for new users. With the ability to support multiple tools on multiple projects with simultaneous debugging, MPLAB X IDE is also suitable for the needs of experienced users.

Feature-Rich Editor:

- Color syntax highlighting
- Smart code completion makes suggestions and provides hints as you type
- Automatic code formatting based on user-defined rules
- · Live parsing

User-Friendly, Customizable Interface:

- Fully customizable interface: toolbars, toolbar buttons, windows, window placement, etc.
- · Call graph window
- Project-Based Workspaces:
- Multiple projects
- Multiple tools
- Multiple configurations
- · Simultaneous debugging sessions

File History and Bug Tracking:

- · Local file history feature
- Built-in support for Bugzilla issue tracker

DC CHARACTERISTICS		Standard Operating Cond Operating temperature		ditions: 2.0V to 3.6V (unless otherwise s -40°C \leq TA \leq +85°C for Industrial -40°C \leq TA \leq +125°C for Extended			
Param No.	Symbo I	Characteristic	Min	Typ ⁽¹⁾	Мах	Units	Conditions
	VIL	Input Low Voltage ⁽³⁾					
DI10		I/O Pins with ST Buffer	Vss		0.2 VDD	V	
DI11		I/O Pins with TTL Buffer	Vss		0.15 VDD	V	
DI15		MCLR	Vss		0.2 VDD	V	
DI16		OSCI (XT mode)	Vss		0.2 VDD	V	
DI17		OSCI (HS mode)	Vss		0.2 VDD	V	
DI18		I/O Pins with I ² C™ Buffer	Vss		0.3 VDD	V	
DI19		I/O Pins with SMBus Buffer	Vss		0.8	V	SMBus enabled
	Vih	Input High Voltage ⁽³⁾					
DI20		I/O Pins with ST Buffer: with Analog Functions Digital Only	0.8 Vdd 0.8 Vdd	—	Vdd 5.5	V V	
DI21		I/O Pins with TTL Buffer: with Analog Functions Digital Only	0.25 VDD + 0.8 0.25 VDD + 0.8		VDD 5.5	V V	
DI25		MCLR	0.8 VDD		Vdd	V	
DI26		OSCI (XT mode)	0.7 Vdd		Vdd	V	
DI27		OSCI (HS mode)	0.7 Vdd		Vdd	V	
DI28		I/O Pins with I ² C Buffer: with Analog Functions Digital Only	0.7 Vdd 0.7 Vdd		VDD 5.5	V V	
DI29		I/O Pins with SMBus Buffer: with Analog Functions Digital Only	2.1 2.1		VDD 5.5	V V	$2.5V \le V\text{PIN} \le V\text{DD}$
DI30	ICNPU	CNxx Pull-up Current	150	340	550	μA	VDD = 3.3V, VPIN = VSS
DI30A	ICNPD	CNxx Pull-Down Current	150	310	550	μA	VDD = 3.3V, VPIN = VDD
	lı∟	Input Leakage Current ⁽²⁾					
DI50		I/O Ports	_	—	±1	μA	$Vss \le VPIN \le VDD,$ pin at high-impedance
DI51		Analog Input Pins	_	—	±1	μΑ	$Vss \le VPIN \le VDD,$ pin at high-impedance
DI55		MCLR	—	—	±1	μA	$VSS \leq VPIN \leq VDD$
DI56		OSCI/CLKI	_	_	±1	μA	VSS \leq VPIN \leq VDD, EC, XT and HS modes

TABLE 32-8: DC CHARACTERISTICS: I/O PIN INPUT SPECIFICATIONS

Note 1: Data in the "Typ" column is at 3.3V, +25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

2: Negative current is defined as current sourced by the pin.

3: Refer to Table 1-3 for I/O pin buffer types.