

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XF

| Detuils | |
|----------------------------|---|
| Product Status | Active |
| Core Processor | PIC |
| Core Size | 16-Bit |
| Speed | 32MHz |
| Connectivity | I ² C, IrDA, LINbus, SmartCard, SPI, UART/USART |
| Peripherals | AES, Brown-out Detect/Reset, DMA, I ² S, HLVD, POR, PWM, WDT |
| Number of I/O | 21 |
| Program Memory Size | 64KB (64K x 8) |
| Program Memory Type | FLASH |
| EEPROM Size | - |
| RAM Size | 8K x 8 |
| Voltage - Supply (Vcc/Vdd) | 2V ~ 3.6V |
| Data Converters | A/D 10x10b/12b |
| Oscillator Type | Internal |
| Operating Temperature | -40°C ~ 85°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 28-SSOP (0.209", 5.30mm Width) |
| Supplier Device Package | 28-SSOP |
| Purchase URL | https://www.e-xfl.com/product-detail/microchip-technology/pic24fj64ga202-i-ss |
| | |

Email: info@E-XFL.COM


Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

TABLE 4-5: INTERRUPT CONTROLLER REGISTER MAP

| File Name | Addr | Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | All Resets |
|--------------|------|--------|------------|------------|-----------------|-----------------|------------|------------|------------|---------|-----------|-----------|-----------|---------------|---------------|---------------|-----------|---------------|
| INTCON1 | 0080 | NSTDIS | _ | — | _ | — | _ | _ | - | — | — | — | MATHERR | ADDRERR | STKERR | OSCFAIL | - | 0000 |
| INTCON2 | 0082 | ALTIVT | DISI | - | — | | - | _ | — | - | - | - | INT4EP | INT3EP | INT2EP | INT1EP | INT0EP | 0000 |
| IFS0 | 0084 | _ | DMA1IF | AD1IF | U1TXIF | U1RXIF | SPI1TXIF | SPI1IF | T3IF | T2IF | OC2IF | IC2IF | DMA0IF | T1IF | OC1IF | IC1IF | INTOIF | 0000 |
| IFS1 | 0086 | U2TXIF | U2RXIF | INT2IF | T5IF | T4IF | OC4IF | OC3IF | DMA2IF | _ | _ | _ | INT1IF | CNIF | CMIF | MI2C1IF | SI2C1IF | 0000 |
| IFS2 | 0088 | _ | DMA4IF | PMPIF | _ | _ | OC6IF | OC5IF | IC6IF | IC5IF | IC4IF | IC3IF | DMA3IF | CRYROLLIF | CRYFREEIF | SPI2TXIF | SPI2IF | 0000 |
| IFS3 | 008A | _ | RTCIF | DMA5IF | SPI3RXIF | SPI2RXIF | SPI1RXIF | _ | KEYSTRIF | CRYDNIF | INT4IF | INT3IF | _ | _ | MI2C2IF | SI2C2IF | _ | 0000 |
| IFS4 | 008C | _ | | CTMUIF | _ | _ | _ | _ | HLVDIF | _ | _ | _ | _ | CRCIF | U2ERIF | U1ERIF | _ | 000 |
| IFS5 | 008E | — | _ | _ | _ | SPI3TXIF | SPI3IF | U4TXIF | U4RXIF | U4ERIF | _ | I2C2BCIF | I2C1BCIF | U3TXIF | U3RXIF | U3ERIF | _ | 0000 |
| IFS6 | 0090 | — | _ | _ | _ | _ | FSTIF | _ | — | _ | _ | _ | _ | — | _ | _ | _ | 000 |
| IFS7 | 0092 | — | _ | _ | _ | _ | _ | _ | _ | _ | _ | JTAGIF | _ | — | _ | _ | _ | 000 |
| IEC0 | 0094 | — | DMA1IE | AD1IE | U1TXIE | U1RXIE | SPI1TXIE | SPI1IE | T3IE | T2IE | OC2IE | IC2IE | DMA0IE | T1IE | OC1IE | IC1IE | INTOIE | 0000 |
| IEC1 | 0096 | U2TXIE | U2RXIE | INT2IE | T5IE | T4IE | OC4IE | OC3IE | DMA2IE | _ | _ | _ | INT1IE | CNIE | CMIE | MI2C1IE | SI2C1IE | 000 |
| IEC2 | 0098 | — | DMA4IE | PMPIE | _ | _ | OC6IE | OC5IE | IC6IE | IC5IE | IC4IE | IC3IE | DMA3IE | CRYROLLIE | CRYFREEIE | SPI2TXIE | SPI2IE | 000 |
| IEC3 | 009A | — | RTCIE | DMA5IE | SPI3RXIE | SPI2RXIE | SPI1RXIE | _ | KEYSTRIE | CRYDNIE | INT4IE | INT3IE | _ | — | MI2C2IE | SI2C2IE | _ | 000 |
| IEC4 | 009C | — | _ | CTMUIE | _ | _ | _ | _ | HLVDIE | _ | _ | _ | _ | CRCIE | U2ERIE | U1ERIE | _ | 000 |
| IEC5 | 009E | | _ | _ | _ | SPI3TXIE | SPI3IE | U4TXIE | U4RXIE | U4ERIE | - | I2C2BCIE | I2C1BCIE | U3TXIE | U3RXIE | U3ERIE | _ | 000 |
| IEC6 | 00A0 | — | _ | _ | _ | _ | FSTIE | _ | — | _ | _ | _ | _ | — | _ | _ | _ | 000 |
| IEC7 | 00A2 | — | _ | _ | _ | _ | _ | _ | _ | _ | _ | JTAGIE | _ | — | _ | _ | _ | 000 |
| IPC0 | 00A4 | — | T1IP2 | T1IP1 | T1IP0 | _ | OC1IP2 | OC1IP1 | OC1IP0 | _ | IC1IP2 | IC1IP1 | IC1IP0 | — | INT0IP2 | INT0IP1 | INT0IP0 | 444 |
| IPC1 | 00A6 | — | T2IP2 | T2IP1 | T2IP0 | _ | OC2IP2 | OC2IP1 | OC2IP0 | _ | IC2IP2 | IC2IP1 | IC2IP0 | — | DMA0IP2 | DMA0IP1 | DMA0IP0 | 444 |
| IPC2 | 00A8 | — | U1RXIP2 | U1RXIP1 | U1RXIP0 | _ | SPI1TXIP2 | SPI1TXIP1 | SPI1TXIP0 | _ | SPI1IP2 | SPI1IP1 | SPI1IP0 | — | T3IP2 | T3IP1 | T3IP0 | 444 |
| IPC3 | 00AA | | _ | _ | _ | _ | DMA1IP2 | DMA1IP1 | DMA1IP0 | - | AD1IP2 | AD1IP1 | AD1IP0 | _ | U1TXIP2 | U1TXIP1 | U1TXIP0 | 044 |
| IPC4 | 00AC | — | CNIP2 | CNIP1 | CNIP0 | _ | CMIP2 | CMIP1 | CMIP0 | _ | MI2C1IP2 | MI2C1IP1 | MI2C1IP0 | — | SI2C1IP2 | SI2C1IP1 | SI2C1IP0 | 444 |
| IPC5 | 00AE | — | _ | _ | _ | _ | _ | _ | — | _ | _ | _ | _ | — | | INT1IP<2:0> | | 000 |
| IPC6 | 00B0 | — | T4IP2 | T4IP1 | T4IP0 | _ | OC4IP2 | OC4IP1 | OC4IP0 | _ | OC3IP2 | OC3IP1 | OC3IP0 | — | DMA2IP2 | DMA2IP1 | DMA2IP0 | 444 |
| IPC7 | 00B2 | — | U2TXIP2 | U2TXIP1 | U2TXIP0 | _ | U2RXIP2 | U2RXIP1 | U2RXIP0 | _ | INT2IP2 | INT2IP1 | INT2IP0 | — | T5IP2 | T5IP1 | T5IP0 | 444 |
| IPC8 | 00B4 | — | CRYROLLIP2 | CRYROLLIP1 | CRYROLLIP0 | _ | CRYFREEIP2 | CRYFREEIP1 | CRYFREEIP0 | _ | SPI2TXIP2 | SPI2TXIP1 | SPI2TXIP0 | — | SPI2IP2 | SPI2IP1 | SPI2IP0 | 444 |
| IPC9 | 00B6 | — | IC5IP2 | IC5IP1 | IC5IP0 | _ | IC4IP2 | IC4IP1 | IC4IP0 | _ | IC3IP2 | IC3IP1 | IC3IP0 | _ | DMA3IP2 | DMA3IP1 | DMA3IP0 | 444 |
| IPC10 | 00B8 | — | _ | — | — | _ | OC6IP2 | OC6IP1 | OC6IP0 | - | OC5IP2 | OC5IP1 | OC5IP0 | _ | IC6IP2 | IC6IP1 | IC6IP0 | 044 |
| IPC11 | 00BA | — | _ | — | — | _ | DMA4IP2 | DMA4IP1 | DMA4IP0 | — | PMPIP2 | PMPIP1 | PMPIP0 | — | — | — | — | 044 |
| IPC12 | 00BC | — | _ | — | — | _ | MI2C2IP2 | MI2C2IP1 | MI2C2IP0 | — | SI2C2IP2 | SI2C2IP1 | SI2C2IP0 | — | — | _ | — | 044 |
| IPC13 | 00BE | _ | CRYDNIP2 | CRYDNIP1 | CRYDNIP0 | _ | INT4IP2 | INT4IP1 | INT4IP0 | _ | INT3IP2 | INT3IP1 | INT3IP0 | _ | _ | _ | _ | 444 |
| IPC14 | 00CO | _ | SPI2RXIP2 | SPI2RXIP1 | SPI2RXIP0 | _ | SPI1RXIP2 | SPI1RXIP1 | SPI1RXIP0 | _ | _ | — | — | — | KEYSTRIP2 | KEYSTRIP1 | KEYSTRIP0 | 440 |
| IPC15 | 00C2 | _ | _ | _ | _ | _ | RTCIP2 | RTCIP1 | RTCIP0 | _ | DMA5IP2 | DMA5IP1 | DMA5IP0 | _ | SPI3RXIP2 | SPI3RXIP1 | SPI3RXIP0 | 044 |

DS30010038C-page 39

PIC24FJ128GA204 FAMILY



| REGISTER 6-1: NVMCON: FLASH MEMORY CONTROL REGISTER |
|--|
|--|

| R/S-0, HC ⁽¹⁾ | R/W-0 ⁽¹⁾ | R-0, HSC ⁽¹⁾ | U-0 | U-0 | U-0 | U-0 | U-0 |
|---|--|---|--|--|---|---|--------------------------------|
| WR | WREN | WRERR | _ | _ | _ | _ | _ |
| bit 15 | | <u> </u> | | | | | bit |
| | | | | | | | |
| U-0 | R/W-0 ⁽¹⁾ | U-0 | U-0 | R/W-0 ⁽¹⁾ | R/W-0 ⁽¹⁾ | R/W-0 ⁽¹⁾ | R/W-0 ⁽¹⁾ |
| _ | ERASE | | — | NVMOP3 ⁽²⁾ | NVMOP2 ⁽²⁾ | NVMOP1 ⁽²⁾ | NVMOP0 ⁽²⁾ |
| bit 7 | | | | | | | bit |
| | | | | | | | |
| Legend: | | S = Settable b | it | HC = Hardwa | re Clearable bi | t | |
| R = Readable | bit | W = Writable b | bit | U = Unimplem | nented bit, read | l as '0' | |
| -n = Value at F | POR | '1' = Bit is set | | '0' = Bit is clea | ared | x = Bit is unkn | own |
| HSC = Hardw | are Settable/C | learable bit | | | | | |
| | ما معتمما م | | | | | | |
| | 0 = Program WREN: Write 1 = Enables F 0 = Inhibits FI WRERR: Writ 1 = An impro- automatic | or erase operat Enable bit ⁽¹⁾ Flash program/er lash program/er te Sequence Er oper program o cally on any set | ion is complet rase operation ase operations ror Flag bit ⁽¹⁾ or erase seq attempt of the | ns s uence attempt ⊵WR bit) | , or terminatio | on has occurre | |
| bit 13 | 0 = Program WREN: Write 1 = Enables F 0 = Inhibits FI WRERR: Writ 1 = An impro- automatic 0 = The prog | or erase operat Enable bit ⁽¹⁾ Flash program/er lash program/er te Sequence Er oper program o cally on any set ram or erase op | ion is complet rase operation ase operations ror Flag bit ⁽¹⁾ or erase seq attempt of the peration compl | e and inactive ns s uence attempt wR bit) | , or terminatio | on has occurre | and the bit i ed (bit is se |
| bit 13 bit 12-7 | 0 = Program WREN: Write 1 = Enables F 0 = Inhibits FI WRERR: Writ 1 = An impro- automatic 0 = The prog Unimplemen | or erase operat Enable bit ⁽¹⁾ Flash program/erash tash program/erash te Sequence Err oper program o cally on any set rram or erase op ted: Read as '0 | ion is complet rase operation ase operations ror Flag bit ⁽¹⁾ or erase seq attempt of the peration compl | e and inactive ns s uence attempt wR bit) | , or terminatic | on has occurre | |
| bit 13 bit 12-7 | 0 = Program WREN: Write 1 = Enables F 0 = Inhibits FI WRERR: Writ 1 = An impro- automatic 0 = The prog Unimplemen ERASE: Erass 1 = Performs | or erase operat Enable bit ⁽¹⁾ Flash program/er lash program/er te Sequence Er oper program o cally on any set ram or erase op | ion is complet rase operation ror Flag bit ⁽¹⁾ or erase seq attempt of the peration compl ble bit ⁽¹⁾ ation specified | e and inactive ns s uence attempt WR bit) leted normally by the NVMOF | P<3:0> bits on t | he next WR co | ed (bit is se mmand |
| bit 13 bit 12-7 bit 6 | 0 = Program WREN: Write 1 = Enables F 0 = Inhibits FI WRERR: Write 1 = An impro- automatic 0 = The prog Unimplement ERASE: Erass 1 = Performs 0 = Performs | or erase operat Enable bit ⁽¹⁾ Flash program/er te Sequence Err oper program of cally on any set ram or erase op ted: Read as '0 se/Program Ena the erase opera | ion is complet rase operation ase operations ror Flag bit ⁽¹⁾ or erase seq attempt of the peration compl ble bit ⁽¹⁾ ation specified eration specified | e and inactive ns s uence attempt WR bit) leted normally by the NVMOF | P<3:0> bits on t | he next WR co | ed (bit is se mmand |
| bit 13 bit 12-7 bit 6 bit 5-4 | 0 = Program WREN: Write 1 = Enables F 0 = Inhibits FI WRERR: Writi 1 = An impro- automatic 0 = The prog Unimplement ERASE: Erass 1 = Performs 0 = Performs Unimplement | or erase operat Enable bit ⁽¹⁾ Flash program/erash te Sequence Erro oper program of cally on any set ram or erase op ted: Read as '0 se/Program Ena the erase operator the program op | ion is complet rase operation ror Flag bit ⁽¹⁾ or erase seq attempt of the peration compl , ble bit ⁽¹⁾ ation specified eration specifi | e and inactive ns s uence attempt WR bit) leted normally by the NVMOF ied by the NVM | P<3:0> bits on t | he next WR co | ed (bit is se mmand |
| bit 14 bit 13 bit 12-7 bit 6 bit 5-4 bit 3-0 | 0 = Program WREN: Write 1 = Enables F 0 = Inhibits FI WRERR: Write 1 = An impro- automatic 0 = The prog Unimplemen ERASE: Erass 1 = Performs 0 = Performs Unimplemen NVMOP<3:0> 1111 = Memo- 0011 = Memo- 0010 = Memo- | or erase operat Enable bit ⁽¹⁾ Flash program/erash te Sequence Erro oper program of cally on any set rram or erase operative ted: Read as '0 se/Program Ena the erase operative the program op ted: Read as '0 | ion is complet rase operation ase operations ror Flag bit ⁽¹⁾ or erase seq attempt of the beration compl ble bit ⁽¹⁾ ation specified eration specified eration specified peration (ERA m operation (ERA | te and inactive hs s uence attempt e WR bit) leted normally by the NVMOF ied by the NVMOF ied by the NVM 1,2) ASE = 1) or no of ERASE = 0) or no | P<3:0> bits on t OP<3:0> bits of operation (ERA no operation (ER operation (ER/ | he next WR co on the next WR SE = 0) ⁽³⁾ ERASE = 1) ASE = 0) | ed (bit is se mmand |
| bit 13 bit 12-7 bit 6 bit 5-4 bit 3-0 Note 1: The | 0 = Program WREN: Write 1 = Enables F 0 = Inhibits FI WRERR: Write 1 = An impro- automatic 0 = The prog Unimplement ERASE: Erast 1 = Performs 0 = Performs Unimplement NVMOP<3:0> 1111 = Memo- 0011 = Memo- 0001 = Memo- ese bits can on | or erase operations of erase operations of erase operations of enable bit ⁽¹⁾ Flash program/erases operations of erase oper program of erase oper train or erase operations of erase operations of the erase operations of th | ion is complet rase operation arase operations ror Flag bit ⁽¹⁾ or erase seq attempt of the peration compl ble bit ⁽¹⁾ ation specified eration specified peration (ERA m operation (ERA m operation (ERA n operation (ERA | e and inactive hs s uence attempt e WR bit) leted normally by the NVMOF ied by the NVMOF ied b | P<3:0> bits on t OP<3:0> bits of operation (ERA no operation (ER operation (ER/ | he next WR co on the next WR SE = 0) ⁽³⁾ ERASE = 1) ASE = 0) | ed (bit is s mmand |

3: Available in ICSP[™] mode only; refer to the device programming specification.

7.1 Special Function Register Reset States

Most of the Special Function Registers (SFRs) associated with the PIC24F CPU and peripherals are reset to a particular value at a device Reset. The SFRs are grouped by their peripheral or CPU function and their Reset values are specified in each section of this manual.

The Reset value for each SFR does not depend on the type of Reset, with the exception of four registers. The Reset value for the Reset Control register, RCON, will depend on the type of device Reset. The Reset value for the Oscillator Control register, OSCCON, will depend on the type of Reset and the programmed values of the FNOSC<2:0> bits in Flash Configuration Word 2 (CW2); see Table 7-2. The RCFGCAL and NVMCON registers are only affected by a POR.

7.2 Device Reset Times

The Reset times for various types of device Reset are summarized in Table 7-3. Note that the Master Reset Signal, SYSRST, is released after the POR delay time expires.

The time at which the device actually begins to execute code will also depend on the system oscillator delays, which include the Oscillator Start-up Timer (OST) and the PLL lock time. The OST and PLL lock times occur in parallel with the applicable SYSRST delay times.

The Fail-Safe Clock Monitor (FSCM) delay determines the time at which the FSCM begins to monitor the system clock source after the SYSRST signal is released.

7.3 Brown-out Reset (BOR)

PIC24FJ128GA204 family devices implement a BOR circuit that provides the user with several configuration and power-saving options. The BOR is controlled by the BOREN (CW3<12>) Configuration bit.

When BOR is enabled, any drop of VDD below the BOR threshold results in a device BOR. Threshold levels are described in **Section 32.1** "**DC Characteristics**" (Parameter DC17A).

7.4 Clock Source Selection at Reset

If clock switching is enabled, the system clock source at device Reset is chosen, as shown in Table 7-2. If clock switching is disabled, the system clock source is always selected according to the Oscillator Configuration bits. For more information, refer to the *"dsPIC33/PIC24 Family Reference Manual"*, **"Oscillator"** (DS39700).

TABLE 7-2: OSCILLATOR SELECTION vs. TYPE OF RESET (CLOCK SWITCHING ENABLED)

| Reset Type | Clock Source Determinant |
|------------|---|
| POR | FNOSC<2:0> Configuration bits |
| BOR | (CW2<10:8>) |
| MCLR | |
| WDTO | COSC<2:0> Control bits (OSCCON<14:12>) |
| SWR | |

REGISTER 8-14: IEC1: INTERRUPT ENABLE CONTROL REGISTER 1 (CONTINUED)

- bit 2 CMIE: Comparator Interrupt Enable bit
 - 1 = Interrupt request is enabled
 - 0 = Interrupt request is not enabled
- bit 1 MI2C1IE: Master I2C1 Event Interrupt Enable bit
 - 1 = Interrupt request is enabled
 - 0 = Interrupt request is not enabled
- bit 0 SI2C1IE: Slave I2C1 Event Interrupt Enable bit
 - 1 = Interrupt request is enabled
 - 0 = Interrupt request is not enabled
- Note 1: If an external interrupt is enabled, the interrupt input must also be configured to an available RPn or RPIn pin. For more information, see Section 11.4 "Peripheral Pin Select (PPS)".

8.4 Interrupt Setup Procedures

8.4.1 INITIALIZATION

To configure an interrupt source:

- 1. Set the NSTDIS (INTCON1<15>) control bit if nested interrupts are not desired.
- Select the user-assigned priority level for the interrupt source by writing the control bits in the appropriate IPCx register. The priority level will depend on the specific application and type of interrupt source. If multiple priority levels are not desired, the IPCx register control bits for all enabled interrupt sources may be programmed to the same non-zero value.

Note: At a device Reset, the IPCx registers are initialized, such that all user interrupt sources are assigned to Priority Level 4.

- 3. Clear the interrupt flag status bit associated with the peripheral in the associated IFSx register.
- 4. Enable the interrupt source by setting the interrupt enable control bit associated with the source in the appropriate IECx register.

8.4.2 INTERRUPT SERVICE ROUTINE (ISR)

The method that is used to declare an Interrupt Service Routine (ISR) and initialize the IVT with the correct vector address will depend on the programming language (i.e., 'C' or assembler), and the language development toolsuite that is used to develop the application. In general, the user must clear the interrupt flag in the appropriate IFSx register for the source of the interrupt that the ISR handles; otherwise, the ISR will be reentered immediately after exiting the routine. If the ISR is coded in assembly language, it must be terminated using a RETFIE instruction to unstack the saved PC value, SRL value and old CPU priority level.

8.4.3 TRAP SERVICE ROUTINE (TSR)

A Trap Service Routine (TSR) is coded like an ISR, except that the appropriate trap status flag in the INTCON1 register must be cleared to avoid re-entry into the TSR.

8.4.4 INTERRUPT DISABLE

All user interrupts can be disabled using the following procedure:

- 1. Push the current SR value onto the software stack using the PUSH instruction.
- 2. Force the CPU to Priority Level 7 by inclusive ORing the value, 0Eh, with SRL.

To enable user interrupts, the POP instruction may be used to restore the previous SR value.

Note that only user interrupts with a priority level of 7 or less can be disabled. Trap sources (Levels 8-15) cannot be disabled.

The DISI instruction provides a convenient way to disable interrupts of Priority Levels 1-6 for a fixed period of time. Level 7 interrupt sources are not disabled by the DISI instruction.

14.0 INPUT CAPTURE WITH DEDICATED TIMERS

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information, refer to the *"dsPIC33/PIC24 Family Reference Manual"*, *"Input Capture with Dedicated Timer"* (DS39722). The information in this data sheet supersedes the information in the FRM.

Devices in the PIC24FJ128GA204 family contain six independent input capture modules. Each of the modules offers a wide range of configuration and operating options for capturing external pulse events and generating interrupts.

Key features of the input capture module include:

- Hardware-configurable for 32-bit operation in all modes by cascading two adjacent modules
- Synchronous and Trigger modes of output compare operation with up to 30 user-selectable sync/trigger sources available
- A 4-level FIFO buffer for capturing and holding timer values for several events
- Configurable interrupt generation
- Up to 6 clock sources available for each module, driving a separate, internal 16-bit counter

The module is controlled through two registers: ICxCON1 (Register 14-1) and ICxCON2 (Register 14-2). A general block diagram of the module is shown in Figure 14-1.

14.1 General Operating Modes

14.1.1 SYNCHRONOUS AND TRIGGER MODES


When the input capture module operates in a Free-Running mode, the internal 16-bit counter, ICxTMR, counts up continuously, wrapping around from FFFFh to 0000h on each overflow. Its period is synchronized to the selected external clock source. When a capture event occurs, the current 16-bit value of the internal counter is written to the FIFO buffer.

In Synchronous mode, the module begins capturing events on the ICx pin as soon as its selected clock source is enabled. Whenever an event occurs on the selected sync source, the internal counter is reset. In Trigger mode, the module waits for a sync event from another internal module to occur before allowing the internal counter to run.

Standard, free-running operation is selected by setting the SYNCSEL<4:0> bits (ICxCON2<4:0>) to '00000' and clearing the ICTRIG bit (ICxCON2<7>). Synchronous and Trigger modes are selected any time the SYNCSELx bits are set to any value except '00000'. The ICTRIG bit selects either Synchronous or Trigger mode; setting the bit selects Trigger mode operation. In both modes, the SYNCSELx bits determine the sync/trigger source.

When the SYNCSELx bits are set to '00000' and ICTRIG is set, the module operates in Software Trigger mode. In this case, capture operations are started by manually setting the TRIGSTAT bit (ICxCON2<6>).





PIC24FJ128GA204 FAMILY

REGISTER 15-1:

U-0 U-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 ENFLT1⁽²⁾ OCSIDL OCTSEL2 OCTSEL1 **OCTSEL0** ENFLT2⁽²⁾ bit 15 bit 8 R/W-0 R/W-0, HSC R/W-0, HSC R/W-0, HSC R/W-0 R/W-0 R/W-0 R/W-0 OCFLT2^(2,3) OCFLT0^(2,4) OCM0⁽¹⁾ ENFLT0⁽²⁾ OCFLT1^(2,4) OCM2⁽¹⁾ OCM1⁽¹⁾ TRIGMODE bit 7 bit 0 Legend: HSC = Hardware Settable/Clearable bit R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '0' = Bit is cleared '1' = Bit is set x = Bit is unknown bit 15-14 Unimplemented: Read as '0' bit 13 OCSIDL: Output Compare x Stop in Idle Mode Control bit 1 = Output Compare x halts in CPU Idle mode 0 = Output Compare x continues to operate in CPU Idle mode bit 12-10 OCTSEL<2:0>: Output Compare x Timer Select bits 111 = Peripheral clock (FCY) 110 = Reserved 101 = Reserved 100 = Timer1 clock (only synchronous clock is supported) 011 = Timer5 clock 010 = Timer4 clock 001 = Timer3 clock 000 = Timer2 clock bit 9 ENFLT2: Fault Input 2 Enable bit⁽²⁾ 1 = Fault 2 (Comparator 1/2/3 out) is enabled⁽³⁾ 0 = Fault 2 is disabled ENFLT1: Fault Input 1 Enable bit⁽²⁾ bit 8 1 = Fault 1 (OCFB pin) is enabled⁽⁴⁾ 0 = Fault 1 is disabled ENFLT0: Fault Input 0 Enable bit⁽²⁾ bit 7 1 = Fault 0 (OCFA pin) is enabled⁽⁴⁾ 0 = Fault 0 is disabled OCFLT2: Output Compare x PWM Fault 2 (Comparator 1/2/3) Condition Status bit^(2,3) bit 6 1 = PWM Fault 2 has occurred 0 = No PWM Fault 2 has occurred bit 5 OCFLT1: Output Compare x PWM Fault 1 (OCFB pin) Condition Status bit^(2,4) 1 = PWM Fault 1 has occurred 0 = No PWM Fault 1 has occurred Note 1: The OCx output must also be configured to an available RPn pin. For more information, see Section 11.4 "Peripheral Pin Select (PPS)". 2: The Fault input enable and Fault status bits are valid when OCM<2:0> = 111 or 110. 3: The Comparator 1 output controls the OC1-OC2 channels; Comparator 2 output controls the OC3-OC4 channels; Comparator 3 output controls the OC5-OC6 channels.

OCxCON1: OUTPUT COMPARE x CONTROL REGISTER 1

4: The OCFA/OCFB Fault input must also be configured to an available RPn/RPIn pin. For more information, see Section 11.4 "Peripheral Pin Select (PPS)".

PIC24FJ128GA204 FAMILY

FIGURE 16-6: SPIx MASTER, FRAME SLAVE CONNECTION DIAGRAM




FIGURE 16-7: SPIx SLAVE, FRAME MASTER CONNECTION DIAGRAM





FIGURE 16-8: SPIx SLAVE, FRAME SLAVE CONNECTION DIAGRAM



EQUATION 16-1: RELATIONSHIP BETWEEN DEVICE AND SPIX CLOCK SPEED

$$Baud Rate = \frac{FPB}{(2 * (SPIxBRG + 1))}$$
Where:
FPB is the Peripheral Bus Clock Frequency.

| Data Port Size | PMA<9:8> | PMA<7:0> | PMD<7:4> | PMD<3:0> | Accessible memory | | | | |
|--------------------------|---|-------------|-------------------|-----------|-------------------|--|--|--|--|
| | Demultiplexed | Address (AI | DRMUX<1:0> | = 00) | | | | | |
| 8-Bit (PTSZ<1:0> = 00) | 8-Bit (PTSZ<1:0> = 00) Addr<9:8> Addr<7:0> Data | | | | | | | | |
| 4-Bit (PTSZ<1:0> = 01) | Addr<9:8> | Addr<7:0> | _ | Data | 1K | | | | |
| | 1 Address | Phase (ADRM | /IUX<1:0> = 0 | 1) | | | | | |
| 8-Bit (PTSZ<1:0> = 00) | _ | PMALL | Addr<7: | 0> Data | 1K | | | | |
| 4-Bit (PTSZ<1:0> = 01) | Addr<9:8> | PMALL | Addr<7:4> | Addr<3:0> | 1K | | | | |
| 4-Dil (P132<1.02 - 01) | Auui < 9.62 | FIVIALL | — | Data (1) | IK | | | | |
| | 2 Address I | Phases (ADR | MUX<1:0> = 1 | .0) | | | | | |
| | | PMALL | Addr | <7:0> | | | | | |
| 8-Bit (PTSZ<1:0> = 00) | — | PMALH | Addr< | :15:8> | 64K | | | | |
| | | — | Da | ata | | | | | |
| | | PMALL | Addr<3:0> | | | | | | |
| 4-Bit (PTSZ<1:0> = 01) | Addr<9:8> | PMALH | Addr<7:4> Data | | 1K | | | | |
| | | — | | | | | | | |
| | 3 Address I | Phases (ADR | MUX<1:0> = 1 | 1) | | | | | |
| | | PMALL | Addr<7:0> | | 2 Mbytee | | | | |
| 8-Bit (PTSZ<1:0> = 00) | | PMALH | Addr<15:8> | | | | | | |
| 6-Bit (F132 > 1.0 - 0.0) | _ | PMALU | Addr< | 22:16> | 2 Mbytes | | | | |
| | | — | Data | |] | | | | |
| | | PMALL | Addr | <3:0> | | | | | |
| 4-Bit (PTSZ<1:0> = 01) | Addr<13:12> | PMALH | Addr<7:4> | | 16K | | | | |
| | (1.07 - 01) Aug(15.122 | PMALU | | <11:8> | | | | | |
| | | — | Da | ata | | | | | |

TABLE 20-1: MEMORY ADDRESSABLE IN DIFFERENT MODES

21.3.3 ALRMVAL REGISTER MAPPINGS

REGISTER 21-8: ALMTHDY: ALARM MONTH AND DAY VALUE REGISTER⁽¹⁾

| U-0 | U-0 | U-0 | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | | | | |
|--------------|-------------|--|----------------|-------------------|-----------------|--------------------|---------|--|--|--|--|
| _ | | | MTHTEN0 | MTHONE3 | MTHONE2 | MTHONE1 | MTHONE0 | | | | |
| bit 15 | • | | • | • | • | • | bit 8 | | | | |
| | | | | | | | | | | | |
| U-0 | U-0 | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | | | | |
| — | — | DAYTEN1 | DAYTEN0 | DAYONE3 | DAYONE2 | DAYONE1 | DAYONE0 | | | | |
| bit 7 | | | | | | | bit 0 | | | | |
| | | | | | | | | | | | |
| Legend: | | | | | | | | | | | |
| R = Readab | le bit | W = Writable | bit | U = Unimplem | l as '0' | | | | | | |
| -n = Value a | t POR | '1' = Bit is set | | '0' = Bit is clea | ared | x = Bit is unknown | | | | | |
| bit 15-13 | Unimplement | ted: Read as '0' | , | | | | | | | | |
| bit 12 | MTHTENO: B | inary Coded De | ecimal Value o | f Month's Tens | Digit bit | | | | | | |
| | | alue of '0' or '1'. | | | C | | | | | | |
| bit 11-8 | MTHONE<3: | 0>: Binary Cod | ed Decimal Va | lue of Month's | Ones Digit bits | | | | | | |
| | | alue from 0 to 9 | | | 0 | | | | | | |
| bit 7-6 | Unimplemen | ted: Read as ' | o ' | | | | | | | | |
| bit 5-4 | DAYTEN<1.0 | DAYTEN<1:0>• Binary Coded Decimal Value of Day's Tens Digit hits | | | | | | | | | |

| DIL 3-4 | DATIENTION: Binary Coded Decimal value of Day's Tens Digit bits |
|---------|--|
| | Contains a value from 0 to 3. |
| bit 3-0 | DAYONE<3:0>: Binary Coded Decimal Value of Day's Ones Digit bits |

Contains a value from 0 to 9.

Note 1: A write to this register is only allowed when RTCWREN = 1.

REGISTER 21-9: ALWDHR: ALARM WEEKDAY AND HOURS VALUE REGISTER⁽¹⁾

| U-0 | U-0 | U-0 | U-0 | U-0 | R/W-x | R/W-x | R/W-x |
|--------|-----|--------|--------|--------|--------|--------|--------|
| — | — | — | — | — | WDAY2 | WDAY1 | WDAY0 |
| bit 15 | | | | | | | bit 8 |
| | | | | | | | |
| U-0 | U-0 | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x | R/W-x |
| _ | _ | HRTEN1 | HRTEN0 | HRONE3 | HRONE2 | HRONE1 | HRONE0 |

| Legend: | | | |
|-------------------|------------------|------------------------|--------------------|
| R = Readable bit | W = Writable bit | U = Unimplemented bit, | read as '0' |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared | x = Bit is unknown |

| bit 15-11 | Unimplemented: Read as '0' |
|-----------|--|
| bit 10-8 | WDAY<2:0>: Binary Coded Decimal Value of Weekday Digit bits |
| | Contains a value from 0 to 6. |
| bit 7-6 | Unimplemented: Read as '0' |
| bit 5-4 | HRTEN<1:0>: Binary Coded Decimal Value of Hour's Tens Digit bits |
| | Contains a value from 0 to 2. |
| bit 3-0 | HRONE<3:0>: Binary Coded Decimal Value of Hour's Ones Digit bits |
| | Contains a value from 0 to 9. |
| | |

Note 1: A write to this register is only allowed when RTCWREN = 1.

bit 7

bit 0

REGISTER 22-3: CRYSTAT: CRYPTOGRAPHIC STATUS REGISTER

| U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | |
|-----------------------------------|------------------------|--------------------------|--------------------------|------------------------------------|------------------------|--------------------------|--------------------------|--|
| _ | — | — | — | — | — | | | |
| bit 15 | | | | | | | bit 8 | |
| | | | | | | | | |
| R/HSC-x ⁽¹⁾ | R/HSC-0 ⁽¹⁾ | R/C-0, HS ⁽²⁾ | R/C-0, HS ⁽²⁾ | U-0 | R/HSC-0 ⁽¹⁾ | R/HSC-x ⁽¹⁾ | R/HSC-x ⁽¹⁾ | |
| CRYBSY ⁽⁴⁾ | TXTABSY | CRYABRT ⁽⁵⁾ | ROLLOVR | — | MODFAIL ⁽³⁾ | KEYFAIL ^(3,4) | PGMFAIL ^(3,4) | |
| bit 7 | | | | | | | bit 0 | |
| | | | | | | | | |
| Legend: | | | | | | | | |
| R = Readable bit W = Writable bit | | | | U = Unimplemented bit, read as '0' | | | | |

| R = Readable bit | W = Writable bit | U = Unimplemented bit, read as '0' | | |
|----------------------------|-------------------|------------------------------------|---------------------------------|--|
| HS = Hardware Settable bit | C = Clearable bit | HSC = Hardware Settable/C | learable bit | |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared | x = Reset State Conditional bit | |

| bit 15 | -8 | Unimplemented: Read as '0' |
|--------|----|---|
| bit 7 | | CRYBSY: Cryptographic OTP Array Busy Status bit ^(1,4) |
| | | 1 = The cryptography module is performing a cryptographic operation or OTP operation 0 = The module is not currently performing any operation |
| bit 6 | | TXTABSY: CRYTXTA Busy Status bit ⁽¹⁾ |
| | | 1 = The CRYTXTA register is busy and may not be written to 0 = The CRYTXTA is free and may be written to |
| bit 5 | | CRYABRT: Cryptographic Operation Aborted Status bit ^(2,5) |
| | | 1 = Last operation was aborted by clearing the CRYGO bit in software 0 = Last operation completed normally (CRYGO cleared in hardware) |
| bit 4 | | ROLLOVR: Counter Rollover Status bit ⁽²⁾ |
| | | 1 = The CRYTXTB counter rolled over on the last CTR mode operation; once set, this bit must be cleared by software before the CRYGO bit can be set again 0 = No rollover event has occurred |
| bit 3 | | Unimplemented: Read as '0' |
| bit 2 | | MODFAIL: Mode Configuration Fail Flag bit ^(1,3) |
| | | 1 = Currently selected operating and Cipher mode configuration is invalid; the CRYWR bit cannot be set until a valid mode is selected (automatically cleared by hardware with any valid configuration) 0 = Currently selected operating and Cipher mode configurations are valid |
| bit 1 | | KEYFAIL: Key Configuration Fail Status bit ^(1,3,4) |
| | | See Table 22-1 and Table 22-2 for invalid key configurations. |
| | | 1 = Currently selected key and mode configurations are invalid; the CRYWR bit cannot be set until a valid mode is selected (automatically cleared by hardware with any valid configuration) 0 = Currently selected configurations are valid |
| bit 0 | | PGMFAIL: Key Storage/Configuration Program Fail Flag bit ^(1,3,4) |
| | | 1 = The page indicated by KEYPG<3:0> is reserved or locked; the CRYWR bit cannot be set and no programming operation can be started |
| | | 0 = The page indicated by KEYPG<3:0> is available for programming |
| Note | 1: | These bits are reset on system Resets or whenever the CRYMD bit is set. |
| | 2: | These bits are reset on system Resets when the CRYMD bit is set or when CRYGO is cleared. |
| | 3: | These bits are functional even when the module is disabled (CRYON = 0); this allows mode configurations to be validated for compatibility before enabling the module. |
| | 4: | These bits are automatically set during all OTP read operations, including the initial read at POR. Once |

the read is completed, the bit assumes the proper state that reflects the current configuration.

5: If this bit is set, a cryptographic operation cannot be performed.

23.1 User Interface

23.1.1 POLYNOMIAL INTERFACE

The CRC module can be programmed for CRC polynomials of up to the 32^{nd} order, using up to 32 bits.

Polynomial length, which reflects the highest exponent in the equation, is selected by the PLEN<4:0> bits (CRCCON2<4:0>).

The CRCXORL and CRCXORH registers control which exponent terms are included in the equation. Setting a particular bit includes that exponent term in the equation. Functionally, this includes an XOR operation on the corresponding bit in the CRC engine. Clearing the bit disables the XOR.

For example, consider two CRC polynomials, one is a 16-bit and the other is a 32-bit equation.

EQUATION 23-1: 16-BIT, 32-BIT CRC POLYNOMIALS

X16 + X12 + X5 + 1

and

 $\begin{array}{c} X32 + X26 + X23 + X22 + X16 + X12 + X11 + X10 + \\ X8 + X7 + X5 + X4 + X2 + X + 1 \end{array}$

To program these polynomials into the CRC generator, set the register bits, as shown in Table 23-1.

Note that the appropriate positions are set to '1' to indicate that they are used in the equation (for example, X26 and X23). The '0' bit required by the equation is always XORed; thus, X0 is a don't care. For a polynomial of length 32, it is assumed that the 32^{nd} bit will be used. Therefore, the X<31:1> bits do not have the 32^{nd} bit.

23.1.2 DATA INTERFACE

The module incorporates a FIFO that works with a variable data width. Input data width can be configured to any value between 1 and 32 bits using the DWIDTH<4:0> bits (CRCCON2<12:8>). When the data width is greater than 15, the FIFO is 4 words deep. When the DWIDTHx bits are between 15 and 8, the FIFO is 8 words deep. When the DWIDTHx bits are less than 8, the FIFO is 16 words deep.

The data for which the CRC is to be calculated must first be written into the FIFO. Even if the data width is less than 8, the smallest data element that can be written into the FIFO is 1 byte. For example, if the DWIDTHx bits are 5, then the size of the data is DWIDTH<4:0> + 1 or 6. The data is written as a whole byte; the two unused upper bits are ignored by the module.

Once data is written into the MSb of the CRCDAT registers (that is, the MSb as defined by the data width), the value of the VWORD<4:0> bits (CRCCON1<12:8>) increments by one. For example, if the DWIDTHx bits are 24, the VWORDx bits will increment when bit 7 of CRCDATH is written. Therefore, CRCDATL must always be written to before CRCDATH.

The CRC engine starts shifting data when the CRCGO bit is set and the value of the VWORDx bits is greater than zero.

Each word is copied out of the FIFO into a buffer register, which decrements the VWORDx bits. The data is then shifted out of the buffer. The CRC engine continues shifting at a rate of two bits per instruction cycle, until the VWORDx bits reach zero. This means that for a given data width, it takes half that number of instructions for each word to complete the calculation. For example, it takes 16 cycles to calculate the CRC for a single word of 32-bit data.

When the VWORDx bits reach the maximum value for the configured value of the DWIDTHx bits (4, 8 or 16), the CRCFUL bit becomes set. When the VWORDx bits reach zero, the CRCMPT bit becomes set. The FIFO is emptied and the VWORD<4:0> bits are set to '00000' whenever CRCEN is '0'.

At least one instruction cycle must pass after a write to CRCWDAT before a read of the VWORDx bits is done.

TABLE 23-1: CRC SETUP EXAMPLES FOR 16 AND 32-BIT POLYNOMIALS

| CRC Control Bits | Bit Values | | | |
|------------------|---------------------|---------------------|--|--|
| CRC Control Bits | 16-Bit Polynomial | 32-Bit Polynomial | | |
| PLEN<4:0> | 01111 | 11111 | | |
| X<31:16> | 0000 0000 0000 0001 | 0000 0100 1100 0001 | | |
| X<15:0> | 0001 0000 0010 000x | 0001 1101 1011 011x | | |

REGISTER 25-1: CMxCON: COMPARATOR x CONTROL REGISTERS (COMPARATORS 1 THROUGH 3) (CONTINUED)

- bit 1-0 CCH<1:0>: Comparator Channel Select bits
 - 11 = Inverting input of the comparator connects to the internal selectable reference voltage specified by the CVREFM<1:0> bits in the CVRCON register
 - 10 = Inverting input of the comparator connects to the CxIND pin
 - 01 = Inverting input of the comparator connects to the CxINC pin
 - 00 = Inverting input of the comparator connects to the CxINB pin
- **Note 1:** If the EVPOL<1:0> bits are set to a value other than '00', the first interrupt generated will occur on any transition of COUT. Subsequent interrupts will occur based on the EVPOLx bits setting.

REGISTER 25-2: CMSTAT: COMPARATOR MODULE STATUS REGISTER

| R/W-0 | U-0 | U-0 | U-0 | U-0 | R-0, HSC | R-0, HSC | R-0, HSC |
|--------------|-----|-----|-----|-----|----------|----------|----------|
| CMIDL | — | — | — | — | C3EVT | C2EVT | C1EVT |
| bit 15 bit 8 | | | | | | | |

| U-0 | U-0 | U-0 | U-0 | U-0 | R-0, HSC | R-0, HSC | R-0, HSC |
|-------|-----|-----|-----|-----|----------|----------|----------|
| — | — | — | — | — | C3OUT | C2OUT | C1OUT |
| bit 7 | | | | | | | bit 0 |

| Legend: | HSC = Hardware Sett | HSC = Hardware Settable/Clearable bit | | | | |
|-------------------|---------------------|---------------------------------------|------------------------------------|--|--|--|
| R = Readable bit | W = Writable bit | U = Unimplemented bit | U = Unimplemented bit, read as '0' | | | |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared | x = Bit is unknown | | | |


| bit 15 | CMIDL: Comparator Stop in Idle Mode bit 1 = Discontinues operation of all comparators when device enters Idle mode 0 = Continues operation of all enabled comparators in Idle mode |
|-----------|---|
| bit 14-11 | Unimplemented: Read as '0' |
| bit 10 | C3EVT: Comparator 3 Event Status bit (read-only) |
| | Shows the current event status of Comparator 3 (CM3CON<9>). |
| bit 9 | C2EVT: Comparator 2 Event Status bit (read-only) |
| | Shows the current event status of Comparator 2 (CM2CON<9>). |
| bit 8 | C1EVT: Comparator 1 Event Status bit (read-only) |
| | Shows the current event status of Comparator 1 (CM1CON<9>). |
| bit 7-3 | Unimplemented: Read as '0' |
| bit 2 | C3OUT: Comparator 3 Output Status bit (read-only) |
| | Shows the current output of Comparator 3 (CM3CON<8>). |
| bit 1 | C2OUT: Comparator 2 Output Status bit (read-only) |
| | Shows the current output of Comparator 2 (CM2CON<8>). |
| bit 0 | C1OUT: Comparator 1 Output Status bit (read-only) |
| | Shows the current output of Comparator 1 (CM1CON<8>). |

REGISTER 26-1: CVRCON: COMPARATOR VOLTAGE REFERENCE CONTROL REGISTER

| U-0 | U-0 | U-0 | U-0 | U-0 | R/W-0 | R/W-0 | R/W-0 | | |
|----------------------|--|--|--|--|------------------|-----------------|---------|--|--|
| _ | — | — | _ | — | CVREFP | CVREFM1 | CVREFM0 | | |
| bit 15 | | | | | | | bit 8 | | |
| | 5444 | | | | | 5444.0 | | | |
| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | | |
| CVREN | CVROE | CVRSS | CVR4 | CVR3 | CVR2 | CVR1 | CVR0 | | |
| bit 7 | | | | | | | bit 0 | | |
| Legend: | | | | | | | | | |
| R = Readable | e bit | W = Writable | oit | U = Unimplem | nented bit, read | d as '0' | | | |
| -n = Value at | POR | '1' = Bit is set | | '0' = Bit is clea | ared | x = Bit is unkr | nown | | |
| | | | | | | | | | |
| bit 15-11 | Unimplemen | ted: Read as ' |)' | | | | | | |
| bit 10 | CVREFP: Co | mparator Voltag | ge Reference S | Select bit (valid | only when CR | EF is '1') | | | |
| | | used as a refer (4-bit DAC) wit | • | • | | ge to the comp | arators | | |
| bit 9-8 | | CVREFM<1:0>: Comparator Voltage Band Gap Reference Source Select bits (valid only when CCH<1:0> = 11) | | | | | | | |
| | 01 = Band ga 10 = Reserve | ip voltage, divic | 00 = Band gap voltage is provided as an input to the comparators 01 = Band gap voltage, divided by two, is provided as an input to the comparators 10 = Reserved | | | | | | |
| b :4 7 | 11 = VREF+ pin is provided as an input to the comparators CVREN: Comparator Voltage Reference Enable bit | | | | | | | | |
| nur / | CVREN: Com | - | - | - | | | | | |
| bit 7 | 1 = CVREF cir | nparator Voltage cuit is powered | e Reference Er on | - | | | | | |
| bit 6 | 1 = CVREF cir 0 = CVREF cir | nparator Voltage cuit is powered cuit is powered | e Reference Er on down | able bit | | | | | |
| | 1 = CVREF cir 0 = CVREF cir CVROE: Com 1 = CVREF vo | nparator Voltage cuit is powered | e Reference Er on down Dutput Enable b utput on the CV | nable bit bit /REF pin | | | | | |
| | 1 = CVREF cir 0 = CVREF cir CVROE: Com 1 = CVREF vo 0 = CVREF vo | nparator Voltage cuit is powered cuit is powered nparator VREF C Itage level is ou Itage level is di | e Reference Er on down Dutput Enable b itput on the CV sconnected fro | nable bit bit 'REF pin m the CVREF p | | | | | |
| bit 6 | 1 = CVREF cir 0 = CVREF cir CVROE: Com 1 = CVREF vo 0 = CVREF vo CVRSS: Com 1 = Comparat | nparator Voltage cuit is powered cuit is powered nparator VREF C Itage level is ou | e Reference Er on down Dutput Enable b utput on the CV sconnected fro ource Selectio ource, CVRSRC | nable bit fref pin m the CVREF p n bit = VREF+ – VRE | in F- | | | | |
| bit 6 | 1 = CVREF cir 0 = CVREF cir CVROE: Com 1 = CVREF vo 0 = CVREF vo CVRSS: Com 1 = Comparat 0 = Comparat | nparator Voltage cuit is powered cuit is powered nparator VREF O Itage level is ou Itage level is di nparator VREF S tor reference so | e Reference Er on down Dutput Enable to itput on the CV sconnected fro ource Selection ource, CVRSRC ource, CVRSRC | nable bit verify the contract of the contract | in F- | | | | |

PIC24FJ128GA204 FAMILY

FIGURE 27-1: TYPICAL CONNECTIONS AND INTERNAL CONFIGURATION FOR CAPACITANCE MEASUREMENT




33.2 Package Details

The following sections give the technical details of the packages.

28-Lead Plastic Quad Flat, No Lead Package (MM) - 6x6x0.9mm Body [QFN-S] With 0.40 mm Terminal Length


Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing C04-124C Sheet 1 of 2

28-Lead Skinny Plastic Dual In-Line (SP) – 300 mil Body [SPDIP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



| | Units | | INCHES | |
|----------------------------|-------|----------|--------|-------|
| Diı | MIN | NOM | MAX | |
| Number of Pins | 28 | | | |
| Pitch | е | .100 BSC | | |
| Top to Seating Plane | А | - | - | .200 |
| Molded Package Thickness | A2 | .120 | .135 | .150 |
| Base to Seating Plane | A1 | .015 | - | _ |
| Shoulder to Shoulder Width | E | .290 | .310 | .335 |
| Molded Package Width | E1 | .240 | .285 | .295 |
| Overall Length | D | 1.345 | 1.365 | 1.400 |
| Tip to Seating Plane | L | .110 | .130 | .150 |
| Lead Thickness | С | .008 | .010 | .015 |
| Upper Lead Width | b1 | .040 | .050 | .070 |
| Lower Lead Width | b | .014 | .018 | .022 |
| Overall Row Spacing § | eB | - | - | .430 |

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. § Significant Characteristic.

3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" per side.


4. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-070B

44-Lead Plastic Thin Quad Flatpack (PT) - 10x10x1.0 mm Body [TQFP]


Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing C04-076C Sheet 1 of 2

44-Lead Plastic Thin Quad Flatpack (PT) - 10x10x1.0 mm Body [TQFP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



| | Ν | 1ILLIMETER: | S | |
|--------------------------|---------------------------|----------------|-----------|------|
| Dimension | MIN | NOM | MAX | |
| Number of Leads | 44 | | | |
| Lead Pitch | е | | 0.80 BSC | |
| Overall Height | Α | - | - | 1.20 |
| Standoff | A1 | 0.05 | - | 0.15 |
| Molded Package Thickness | A2 | 0.95 | 1.00 | 1.05 |
| Overall Width | Overall Width E 12.00 BSC | | | |
| Molded Package Width | E1 | 10.00 BSC | | |
| Overall Length | D | | 12.00 BSC | |
| Molded Package Length | D1 | | 10.00 BSC | |
| Lead Width | b | 0.30 | 0.37 | 0.45 |
| Lead Thickness | С | 0.09 | - | 0.20 |
| Lead Length | L | 0.45 0.60 0.75 | | |
| Footprint | L1 | 1.00 REF | | |
| Foot Angle | θ | 0° | 3.5° | 7° |

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Exact shape of each corner is optional.

3. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances. REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-076C Sheet 2 of 2