



Welcome to [E-XFL.COM](https://www.e-xfl.com)

Understanding [Embedded - FPGAs \(Field Programmable Gate Array\)](#)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details

| | |
|--------------------------------|---|
| Product Status | Obsolete |
| Number of LABs/CLBs | 600 |
| Number of Logic Elements/Cells | 2700 |
| Total RAM Bits | 40960 |
| Number of I/O | 94 |
| Number of Gates | 108904 |
| Voltage - Supply | 2.375V ~ 2.625V |
| Mounting Type | Surface Mount |
| Operating Temperature | -40°C ~ 100°C (TJ) |
| Package / Case | 144-TFBGA, CSPBGA |
| Supplier Device Package | 144-LCSBGA (12x12) |
| Purchase URL | https://www.e-xfl.com/product-detail/xilinx/xcv100-4cs144i |

Revision History

| Date | Version | Revision |
|-------------|---------|---|
| 11/98 | 1.0 | Initial Xilinx release. |
| 01/99-02/99 | 1.2-1.3 | Both versions updated package drawings and specs. |
| 05/99 | 1.4 | Addition of package drawings and specifications. |
| 05/99 | 1.5 | Replaced FG 676 & FG680 package drawings. |
| 07/99 | 1.6 | Changed Boundary Scan Information and changed Figure 11, Boundary Scan Bit Sequence. Updated IOB Input & Output delays. Added Capacitance info for different I/O Standards. Added 5 V tolerant information. Added DLL Parameters and waveforms and new Pin-to-pin Input and Output Parameter tables for Global Clock Input to Output and Setup and Hold. Changed Configuration Information including Figures 12, 14, 17 & 19. Added device-dependent listings for quiescent currents ICCINTQ and ICCOQ. Updated IOB Input and Output Delays based on default standard of LVTTTL, 12 mA, Fast Slew Rate. Added IOB Input Switching Characteristics Standard Adjustments. |
| 09/99 | 1.7 | Speed grade update to preliminary status, Power-on specification and Clock-to-Out Minimums additions, "0" hold time listing explanation, quiescent current listing update, and Figure 6 ADDRA input label correction. Added T _{IJITCC} parameter, changed T _{OJIT} to T _{OPHASE} . |
| 01/00 | 1.8 | Update to speed.txt file 1.96. Corrections for CRs 111036, 111137, 112697, 115479, 117153, 117154, and 117612. Modified notes for Recommended Operating Conditions (voltage and temperature). Changed Bank information for V _{CCO} in CS144 package on p.43. |
| 01/00 | 1.9 | Updated DLL Jitter Parameter table and waveforms, added Delay Measurement Methodology table for different I/O standards, changed buffered Hex line info and Input/Output Timing measurement notes. |
| 03/00 | 2.0 | New TBCKO values; corrected FG680 package connection drawing; new note about status of CCLK pin after configuration. |
| 05/00 | 2.1 | Modified "Pins not listed..." statement. Speed grade update to Final status. |
| 05/00 | 2.2 | Modified Table 18. |
| 09/00 | 2.3 | <ul style="list-style-type: none"> Added XCV400 values to table under Minimum Clock-to-Out for Virtex Devices. Corrected Units column in table under IOB Input Switching Characteristics. Added values to table under CLB SelectRAM Switching Characteristics. |
| 10/00 | 2.4 | <ul style="list-style-type: none"> Corrected Pinout information for devices in the BG256, BG432, and BG560 packages in Table 18. Corrected BG256 Pin Function Diagram. |
| 04/01 | 2.5 | <ul style="list-style-type: none"> Revised minimums for Global Clock Set-Up and Hold for LVTTTL Standard, with DLL. Converted file to modularized format. See Virtex Data Sheet section. |
| 03/13 | 4.0 | The products listed in this data sheet are obsolete. See XCN10016 for further information. |

Virtex Data Sheet

The Virtex Data Sheet contains the following modules:

- DS003-1, Virtex 2.5V FPGAs:
Introduction and Ordering Information (Module 1)
- DS003-2, Virtex 2.5V FPGAs:
Functional Description (Module 2)
- DS003-3, Virtex 2.5V FPGAs:
DC and Switching Characteristics (Module 3)
- DS003-4, Virtex 2.5V FPGAs:
Pinout Tables (Module 4)

General Purpose Routing

Most Virtex signals are routed on the general purpose routing, and consequently, the majority of interconnect resources are associated with this level of the routing hierarchy. The general routing resources are located in horizontal and vertical routing channels associated with the rows and columns CLBs. The general-purpose routing resources are listed below.

- Adjacent to each CLB is a General Routing Matrix (GRM). The GRM is the switch matrix through which horizontal and vertical routing resources connect, and is also the means by which the CLB gains access to the general purpose routing.
- 24 single-length lines route GRM signals to adjacent GRMs in each of the four directions.
- 12 buffered Hex lines route GRM signals to another GRMs six-blocks away in each one of the four directions. Organized in a staggered pattern, Hex lines can be driven only at their endpoints. Hex-line signals can be accessed either at the endpoints or at the midpoint (three blocks from the source). One third of the Hex lines are bidirectional, while the remaining ones are uni-directional.

- 12 Longlines are buffered, bidirectional wires that distribute signals across the device quickly and efficiently. Vertical Longlines span the full height of the device, and horizontal ones span the full width of the device.

I/O Routing

Virtex devices have additional routing resources around their periphery that form an interface between the CLB array and the IOBs. This additional routing, called the VersaRing, facilitates pin-swapping and pin-locking, such that logic redesigns can adapt to existing PCB layouts. Time-to-market is reduced, since PCBs and other system components can be manufactured while the logic design is still in progress.

Dedicated Routing

Some classes of signal require dedicated routing resources to maximize performance. In the Virtex architecture, dedicated routing resources are provided for two classes of signal.

- Horizontal routing resources are provided for on-chip 3-state busses. Four partitionable bus lines are provided per CLB row, permitting multiple busses within a row, as shown in [Figure 8](#).
- Two dedicated nets per CLB propagate carry signals vertically to the adjacent CLB.




Figure 8: BUFT Connections to Dedicated Horizontal Bus Lines

Global Routing

Global Routing resources distribute clocks and other signals with very high fanout throughout the device. Virtex devices include two tiers of global routing resources referred to as primary global and secondary local clock routing resources.

- The primary global routing resources are four dedicated global nets with dedicated input pins that are designed to distribute high-fanout clock signals with minimal skew. Each global clock net can drive all CLB, IOB, and block RAM clock pins. The primary global nets can only be driven by global buffers. There are four global buffers, one for each global net.

- The secondary local clock routing resources consist of 24 backbone lines, 12 across the top of the chip and 12 across bottom. From these lines, up to 12 unique signals per column can be distributed via the 12 longlines in the column. These secondary resources are more flexible than the primary resources since they are not restricted to routing only to clock pins.

Clock Distribution

Virtex provides high-speed, low-skew clock distribution through the primary global routing resources described above. A typical clock distribution net is shown in [Figure 9](#).

Four global buffers are provided, two at the top center of the device and two at the bottom center. These drive the four primary global nets that in turn drive any clock pin.

In addition to the test instructions outlined above, the boundary-scan circuitry can be used to configure the FPGA, and also to read back the configuration data.

Figure 10 is a diagram of the Virtex Series boundary scan logic. It includes three bits of Data Register per IOB, the IEEE 1149.1 Test Access Port controller, and the Instruction Register with decodes.

Instruction Set

The Virtex Series boundary scan instruction set also includes instructions to configure the device and read back configuration data (CFG_IN, CFG_OUT, and JSTART). The complete instruction set is coded as shown in **Table 5**.

Data Registers

The primary data register is the boundary scan register. For each IOB pin in the FPGA, bonded or not, it includes three bits for In, Out, and 3-State Control. Non-IOB pins have appropriate partial bit population if input-only or output-only. Each EXTEST CAPTURED-OR state captures all In, Out, and 3-state pins.

The other standard data register is the single flip-flop BYPASS register. It synchronizes data being passed through the FPGA to the next downstream boundary scan device.

The FPGA supports up to two additional internal scan chains that can be specified using the BSCAN macro. The macro provides two user pins (SEL1 and SEL2) which are decoded by the USER1 and USER2 instructions respectively. For these instructions, two corresponding pins (TDO1 and TDO2) allow user scan data to be shifted out of TDO.

Likewise, there are individual clock pins (DRCK1 and DRCK2) for each user register. There is a common input pin (TDI) and shared output pins that represent the state of the TAP controller (RESET, SHIFT, and UPDATE).

Bit Sequence

The order within each IOB is: In, Out, 3-State. The input-only pins contribute only the In bit to the boundary scan I/O data register, while the output-only pins contribute all three bits.

From a cavity-up view of the chip (as shown in EPIC), starting in the upper right chip corner, the boundary scan data-register bits are ordered as shown in **Figure 11**.

BSDL (Boundary Scan Description Language) files for Virtex Series devices are available on the Xilinx web site in the File Download area.




Figure 10: Virtex Series Boundary Scan Logic




Figure 11: Boundary Scan Bit Sequence

Table 5: Boundary Scan Instructions

| Boundary-Scan Command | Binary Code(4:0) | Description |
|-----------------------|------------------|---|
| EXTEST | 00000 | Enables boundary-scan EXTEST operation |
| SAMPLE/PRELOAD | 00001 | Enables boundary-scan SAMPLE/PRELOAD operation |
| USER 1 | 00010 | Access user-defined register 1 |
| USER 2 | 00011 | Access user-defined register 2 |
| CFG_OUT | 00100 | Access the configuration bus for read operations. |
| CFG_IN | 00101 | Access the configuration bus for write operations. |
| INTEST | 00111 | Enables boundary-scan INTEST operation |
| USERCODE | 01000 | Enables shifting out USER code |
| IDCODE | 01001 | Enables shifting out of ID Code |
| HIGHZ | 01010 | 3-states output pins while enabling the Bypass Register |
| JSTART | 01100 | Clock the start-up sequence when StartupClk is TCK |
| BYPASS | 11111 | Enables BYPASS |
| RESERVED | All other codes | Xilinx reserved instructions |

Identification Registers

The IDCODE register is supported. By using the IDCODE, the device connected to the JTAG port can be determined.

The IDCODE register has the following binary format:

vvvv:ffff:ffa:aaaa:aaaa:cccc:cccc:ccc1

where

v = the die version number

f = the family code (03h for Virtex family)

a = the number of CLB rows (ranges from 010h for XCV50 to 040h for XCV1000)

c = the company code (49h for Xilinx)

The USERCODE register is supported. By using the USER-CODE, a user-programmable identification code can be loaded and shifted out for examination. The identification code is embedded in the bitstream during bitstream generation and is valid only after configuration.

Table 6: IDCODEs Assigned to Virtex FPGAs

| FPGA | IDCODE |
|---------|-----------|
| XCV50 | v0610093h |
| XCV100 | v0614093h |
| XCV150 | v0618093h |
| XCV200 | v061C093h |
| XCV300 | v0620093h |
| XCV400 | v0628093h |
| XCV600 | v0630093h |
| XCV800 | v0638093h |
| XCV1000 | v0640093h |

Including Boundary Scan in a Design

Since the boundary scan pins are dedicated, no special element needs to be added to the design unless an internal data register (USER1 or USER2) is desired.

If an internal data register is used, insert the boundary scan symbol and connect the necessary pins as appropriate.

Development System

Virtex FPGAs are supported by the Xilinx Foundation and Alliance CAE tools. The basic methodology for Virtex design consists of three interrelated steps: design entry, implementation, and verification. Industry-standard tools are used for design entry and simulation (for example, Synopsys FPGA Express), while Xilinx provides proprietary architecture-specific tools for implementation.

The Xilinx development system is integrated under the Xilinx Design Manager (XDM™) software, providing design-

ers with a common user interface regardless of their choice of entry and verification tools. The XDM software simplifies the selection of implementation options with pull-down menus and on-line help.

Application programs ranging from schematic capture to Placement and Routing (PAR) can be accessed through the XDM software. The program command sequence is generated prior to execution, and stored for documentation.

Several advanced software features facilitate Virtex design. RPMs, for example, are schematic-based macros with relative location constraints to guide their placement. They help ensure optimal implementation of common functions.

For HDL design entry, the Xilinx FPGA Foundation development system provides interfaces to the following synthesis design environments.

- Synopsys (FPGA Compiler, FPGA Express)
- Exemplar (Spectrum)
- Synplicity (Synplify)

For schematic design entry, the Xilinx FPGA Foundation and alliance development system provides interfaces to the following schematic-capture design environments.

- Mentor Graphics V8 (Design Architect, QuickSim II)
- Viewlogic Systems (Viewdraw)

Third-party vendors support many other environments.

A standard interface-file specification, Electronic Design Interchange Format (EDIF), simplifies file transfers into and out of the development system.

Virtex FPGAs supported by a unified library of standard functions. This library contains over 400 primitives and macros, ranging from 2-input AND gates to 16-bit accumulators, and includes arithmetic functions, comparators, counters, data registers, decoders, encoders, I/O functions, latches, Boolean functions, multiplexers, shift registers, and barrel shifters.

The “soft macro” portion of the library contains detailed descriptions of common logic functions, but does not contain any partitioning or placement information. The performance of these macros depends, therefore, on the partitioning and placement obtained during implementation.

RPMs, on the other hand, do contain predetermined partitioning and placement information that permits optimal implementation of these functions. Users can create their own library of soft macros or RPMs based on the macros and primitives in the standard library.

The design environment supports hierarchical design entry, with high-level schematics that comprise major functional blocks, while lower-level schematics define the logic in these blocks. These hierarchical design elements are automatically combined by the implementation tools. Different design entry tools can be combined within a hierarchical

design, thus allowing the most convenient entry method to be used for each portion of the design.

Design Implementation

The place-and-route tools (PAR) automatically provide the implementation flow described in this section. The partitioner takes the EDIF net list for the design and maps the logic into the architectural resources of the FPGA (CLBs and IOBs, for example). The placer then determines the best locations for these blocks based on their interconnections and the desired performance. Finally, the router interconnects the blocks.

The PAR algorithms support fully automatic implementation of most designs. For demanding applications, however, the user can exercise various degrees of control over the process. User partitioning, placement, and routing information is optionally specified during the design-entry process. The implementation of highly structured designs can benefit greatly from basic floor planning.

The implementation software incorporates Timing Wizard® timing-driven placement and routing. Designers specify timing requirements along entire paths during design entry. The timing path analysis routines in PAR then recognize these user-specified requirements and accommodate them.

Timing requirements are entered on a schematic in a form directly relating to the system requirements, such as the targeted clock frequency, or the maximum allowable delay between two registers. In this way, the overall performance of the system along entire signal paths is automatically tailored to user-generated specifications. Specific timing information for individual nets is unnecessary.

Design Verification

In addition to conventional software simulation, FPGA users can use in-circuit debugging techniques. Because Xilinx devices are infinitely reprogrammable, designs can be verified in real time without the need for extensive sets of software simulation vectors.

The development system supports both software simulation and in-circuit debugging techniques. For simulation, the system extracts the post-layout timing information from the design database, and back-annotates this information into the net list for use by the simulator. Alternatively, the user can verify timing-critical portions of the design using the TRACE® static timing analyzer.

For in-circuit debugging, the development system includes a download and readback cable. This cable connects the FPGA in the target system to a PC or workstation. After downloading the design into the FPGA, the designer can single-step the logic, readback the contents of the flip-flops, and so observe the internal logic state. Simple modifications can be downloaded into the system in a matter of minutes.

I/O Standard Global Clock Input Adjustments

| Description | Symbol | Standard ⁽¹⁾ | Speed Grade | | | | Units |
|--|------------------|-------------------------|-------------|-------|-------|-------|---------|
| | | | Min | -6 | -5 | -4 | |
| Data Input Delay Adjustments | | | | | | | |
| Standard-specific global clock input delay adjustments | $T_{GPLVTTL}$ | LVTTL | 0 | 0 | 0 | 0 | ns, max |
| | $T_{GPLVCMOS2}$ | LVC MOS2 | -0.02 | -0.04 | -0.04 | -0.05 | ns, max |
| | $T_{GPPCI33_3}$ | PCI, 33 MHz, 3.3 V | -0.05 | -0.11 | -0.12 | -0.14 | ns, max |
| | $T_{GPPCI33_5}$ | PCI, 33 MHz, 5.0 V | 0.13 | 0.25 | 0.28 | 0.33 | ns, max |
| | $T_{GPPCI66_3}$ | PCI, 66 MHz, 3.3 V | -0.05 | -0.11 | -0.12 | -0.14 | ns, max |
| | T_{GPGTL} | GTL | 0.7 | 0.8 | 0.9 | 0.9 | ns, max |
| | T_{GPGTLP} | GTL+ | 0.7 | 0.8 | 0.8 | 0.8 | ns, max |
| | T_{GPHSTL} | HSTL | 0.7 | 0.7 | 0.7 | 0.7 | ns, max |
| | $T_{GPSSTL2}$ | SSTL2 | 0.6 | 0.52 | 0.51 | 0.50 | ns, max |
| | $T_{GPSSTL3}$ | SSTL3 | 0.6 | 0.6 | 0.55 | 0.54 | ns, max |
| | T_{GPCTT} | CTT | 0.7 | 0.7 | 0.7 | 0.7 | ns, max |
| | T_{GPAGP} | AGP | 0.6 | 0.54 | 0.53 | 0.52 | ns, max |

Notes:

1. Input timing for GPLVTTL is measured at 1.4 V. For other I/O standards, see [Table 3](#).

CLB Arithmetic Switching Characteristics

Setup times not listed explicitly can be approximated by decreasing the combinatorial delays by the setup time adjustment listed. Precise values are provided by the timing analyzer.

| Description | Symbol | Speed Grade | | | | Units |
|--|--------------------------------------|-------------|---------|---------|---------|---------|
| | | Min | -6 | -5 | -4 | |
| Combinatorial Delays | | | | | | |
| F operand inputs to X via XOR | T _{OPX} | 0.37 | 0.8 | 0.9 | 1.0 | ns, max |
| F operand input to XB output | T _{OPXB} | 0.54 | 1.1 | 1.3 | 1.4 | ns, max |
| F operand input to Y via XOR | T _{OPY} | 0.8 | 1.5 | 1.7 | 2.0 | ns, max |
| F operand input to YB output | T _{OPYB} | 0.8 | 1.5 | 1.7 | 2.0 | ns, max |
| F operand input to COUT output | T _{OPCYF} | 0.6 | 1.2 | 1.3 | 1.5 | ns, max |
| G operand inputs to Y via XOR | T _{OPGY} | 0.46 | 1.0 | 1.1 | 1.2 | ns, max |
| G operand input to YB output | T _{OPGYB} | 0.8 | 1.6 | 1.8 | 2.1 | ns, max |
| G operand input to COUT output | T _{OPCYG} | 0.7 | 1.3 | 1.4 | 1.6 | ns, max |
| BX initialization input to COUT | T _{BXCY} | 0.41 | 0.9 | 1.0 | 1.1 | ns, max |
| CIN input to X output via XOR | T _{CINX} | 0.21 | 0.41 | 0.46 | 0.53 | ns, max |
| CIN input to XB | T _{CINXB} | 0.02 | 0.04 | 0.05 | 0.06 | ns, max |
| CIN input to Y via XOR | T _{CINY} | 0.23 | 0.46 | 0.52 | 0.6 | ns, max |
| CIN input to YB | T _{CINYB} | 0.23 | 0.45 | 0.51 | 0.6 | ns, max |
| CIN input to COUT output | T _{BYP} | 0.05 | 0.09 | 0.10 | 0.11 | ns, max |
| Multiplier Operation | | | | | | |
| F1/2 operand inputs to XB output via AND | T _{FANDXB} | 0.18 | 0.36 | 0.40 | 0.46 | ns, max |
| F1/2 operand inputs to YB output via AND | T _{FANDYB} | 0.40 | 0.8 | 0.9 | 1.1 | ns, max |
| F1/2 operand inputs to COUT output via AND | T _{FANDCY} | 0.22 | 0.43 | 0.48 | 0.6 | ns, max |
| G1/2 operand inputs to YB output via AND | T _{GANDYB} | 0.25 | 0.50 | 0.6 | 0.7 | ns, max |
| G1/2 operand inputs to COUT output via AND | T _{GANDCY} | 0.07 | 0.13 | 0.15 | 0.17 | ns, max |
| Setup and Hold Times before/after Clock CLK ⁽¹⁾ | Setup Time / Hold Time | | | | | |
| CIN input to FFX | T _{CCKX} /T _{CKCX} | 0.50 / 0 | 1.0 / 0 | 1.2 / 0 | 1.3 / 0 | ns, min |
| CIN input to FFY | T _{CCKY} /T _{CKCY} | 0.53 / 0 | 1.1 / 0 | 1.2 / 0 | 1.4 / 0 | ns, min |

Notes:

1. A Zero "0" Hold Time listing indicates no hold time or a negative hold time. Negative values can not be guaranteed "best-case", but if a "0" is listed, there is no positive hold time.

Block RAM Switching Characteristics

| Description | Symbol | Speed Grade | | | | Units |
|--|--------------------------------------|-------------|---------|---------|---------|---------|
| | | Min | -6 | -5 | -4 | |
| Sequential Delays | | | | | | |
| Clock CLK to DOUT output | T _{BCKO} | 1.7 | 3.4 | 3.8 | 4.3 | ns, max |
| Setup and Hold Times before/after Clock CLK ⁽¹⁾ | Setup Time / Hold Time | | | | | |
| ADDR inputs | T _{BACK} /T _{BCKA} | 0.6 / 0 | 1.2 / 0 | 1.3 / 0 | 1.5 / 0 | ns, min |
| DIN inputs | T _{BDCK} /T _{BCKD} | 0.6 / 0 | 1.2 / 0 | 1.3 / 0 | 1.5 / 0 | ns, min |
| EN input | T _{BECK} /T _{BCKE} | 1.3 / 0 | 2.6 / 0 | 3.0 / 0 | 3.4 / 0 | ns, min |
| RST input | T _{BRCK} /T _{BCKR} | 1.3 / 0 | 2.5 / 0 | 2.7 / 0 | 3.2 / 0 | ns, min |
| WEN input | T _{BWCK} /T _{BCKW} | 1.2 / 0 | 2.3 / 0 | 2.6 / 0 | 3.0 / 0 | ns, min |
| Clock CLK | | | | | | |
| Minimum Pulse Width, High | T _{BPWH} | 0.8 | 1.5 | 1.7 | 2.0 | ns, min |
| Minimum Pulse Width, Low | T _{BPWL} | 0.8 | 1.5 | 1.7 | 2.0 | ns, min |
| CLKA -> CLKB setup time for different ports | T _{BCCS} | | 3.0 | 3.5 | 4.0 | ns, min |

Notes:

1. A Zero "0" Hold Time listing indicates no hold time or a negative hold time. Negative values can not be guaranteed "best-case", but if a "0" is listed, there is no positive hold time.

TBUF Switching Characteristics

| Description | Symbol | Speed Grade | | | | Units |
|--|------------------|-------------|------|------|------|---------|
| | | Min | -6 | -5 | -4 | |
| Combinatorial Delays | | | | | | |
| IN input to OUT output | T _{IO} | 0 | 0 | 0 | 0 | ns, max |
| TRI input to OUT output high-impedance | T _{OFF} | 0.05 | 0.09 | 0.10 | 0.11 | ns, max |
| TRI input to valid data on OUT output | T _{ON} | 0.05 | 0.09 | 0.10 | 0.11 | ns, max |

JTAG Test Access Port Switching Characteristics

| Description | Symbol | Speed Grade | | | Units |
|---|--------------|-------------|------|------|----------|
| | | -6 | -5 | -4 | |
| TMS and TDI Setup times before TCK | T_{TAPTCK} | 4.0 | 4.0 | 4.0 | ns, min |
| TMS and TDI Hold times after TCK | T_{TCKTAP} | 2.0 | 2.0 | 2.0 | ns, min |
| Output delay from clock TCK to output TDO | T_{TCKTDO} | 11.0 | 11.0 | 11.0 | ns, max |
| Maximum TCK clock frequency | F_{TCK} | 33 | 33 | 33 | MHz, max |

Virtex Pin-to-Pin Output Parameter Guidelines

All devices are 100% functionally tested. Listed below are representative values for typical pin locations and normal clock loading. Values are expressed in nanoseconds unless otherwise noted.

Global Clock Input to Output Delay for LVTTL, 12 mA, Fast Slew Rate, *with* DLL

| Description | Symbol | Device | Speed Grade | | | | Units |
|--|-----------------------|---------|-------------|-----|-----|-----|---------|
| | | | Min | -6 | -5 | -4 | |
| LVTTL Global Clock Input to Output Delay using Output Flip-flop, 12 mA, Fast Slew Rate, <i>with</i> DLL. For data <i>output</i> with different standards, adjust delays with the values shown in Output Delay Adjustments. | T _{ICKOFDLL} | XCV50 | 1.0 | 3.1 | 3.3 | 3.6 | ns, max |
| | | XCV100 | 1.0 | 3.1 | 3.3 | 3.6 | ns, max |
| | | XCV150 | 1.0 | 3.1 | 3.3 | 3.6 | ns, max |
| | | XCV200 | 1.0 | 3.1 | 3.3 | 3.6 | ns, max |
| | | XCV300 | 1.0 | 3.1 | 3.3 | 3.6 | ns, max |
| | | XCV400 | 1.0 | 3.1 | 3.3 | 3.6 | ns, max |
| | | XCV600 | 1.0 | 3.1 | 3.3 | 3.6 | ns, max |
| | | XCV800 | 1.0 | 3.1 | 3.3 | 3.6 | ns, max |
| | | XCV1000 | 1.0 | 3.1 | 3.3 | 3.6 | ns, max |

Notes:

1. Listed above are representative values where one global clock input drives one vertical clock line in each accessible column, and where all accessible IOB and CLB flip-flops are clocked by the global clock net.
2. Output timing is measured at 1.4 V with 35 pF external capacitive load for LVTTL. The 35 pF load does not apply to the Min values. For other I/O standards and different loads, see [Table 2](#) and [Table 3](#).
3. DLL output jitter is already included in the timing calculation.

Global Clock Input-to-Output Delay for LVTTL, 12 mA, Fast Slew Rate, *without* DLL

| Description | Symbol | Device | Speed Grade | | | | Units |
|---|--------------------|---------|-------------|-----|-----|-----|---------|
| | | | Min | -6 | -5 | -4 | |
| LVTTL Global Clock Input to Output Delay using Output Flip-flop, 12 mA, Fast Slew Rate, <i>without</i> DLL. For data <i>output</i> with different standards, adjust delays with the values shown in Input and Output Delay Adjustments. For I/O standards requiring V _{REF} such as GTL, GTL+, SSTL, HSTL, CTT, and AGO, an additional 600 ps must be added. | T _{ICKOF} | XCV50 | 1.5 | 4.6 | 5.1 | 5.7 | ns, max |
| | | XCV100 | 1.5 | 4.6 | 5.1 | 5.7 | ns, max |
| | | XCV150 | 1.5 | 4.7 | 5.2 | 5.8 | ns, max |
| | | XCV200 | 1.5 | 4.7 | 5.2 | 5.8 | ns, max |
| | | XCV300 | 1.5 | 4.7 | 5.2 | 5.9 | ns, max |
| | | XCV400 | 1.5 | 4.8 | 5.3 | 6.0 | ns, max |
| | | XCV600 | 1.6 | 4.9 | 5.4 | 6.0 | ns, max |
| | | XCV800 | 1.6 | 4.9 | 5.5 | 6.2 | ns, max |
| | | XCV1000 | 1.7 | 5.0 | 5.6 | 6.3 | ns, max |

Notes:

1. Listed above are representative values where one global clock input drives one vertical clock line in each accessible column, and where all accessible IOB and CLB flip-flops are clocked by the global clock net.
2. Output timing is measured at 1.4 V with 35 pF external capacitive load for LVTTL. The 35 pF load does not apply to the Min values. For other I/O standards and different loads, see [Table 2](#) and [Table 3](#).

Global Clock Set-Up and Hold for LVTTL Standard, *without* DLL

| Description | Symbol | Device | Speed Grade | | | | Units |
|---|--------------------------------------|---------|-------------|---------|---------|---------|------------|
| | | | Min | -6 | -5 | -4 | |
| Input Setup and Hold Time Relative to Global Clock Input Signal for LVTTL Standard. ⁽²⁾ For data input with different standards, adjust the setup time delay by the values shown in Input Delay Adjustments. | | | | | | | |
| Full Delay Global Clock and IFF, without DLL | T _{PSFD} /T _{PHFD} | XCV50 | 0.6 / 0 | 2.3 / 0 | 2.6 / 0 | 2.9 / 0 | ns, min |
| | | XCV100 | 0.6 / 0 | 2.3 / 0 | 2.6 / 0 | 3.0 / 0 | ns, min |
| | | XCV150 | 0.6 / 0 | 2.4 / 0 | 2.7 / 0 | 3.1 / 0 | ns, min |
| | | XCV200 | 0.7 / 0 | 2.5 / 0 | 2.8 / 0 | 3.2 / 0 | ns, min |
| | | XCV300 | 0.7 / 0 | 2.5 / 0 | 2.8 / 0 | 3.2 / 0 | ns, min |
| | | XCV400 | 0.7 / 0 | 2.6 / 0 | 2.9 / 0 | 3.3 / 0 | ns, min |
| | | XCV600 | 0.7 / 0 | 2.6 / 0 | 2.9 / 0 | 3.3 / 0 | ns, min |
| | | XCV800 | 0.7 / 0 | 2.7 / 0 | 3.1 / 0 | 3.5 / 0 | ns, min |
| | | XCV1000 | 0.7 / 0 | 2.8 / 0 | 3.1 / 0 | 3.6 / 0 | ns, min |

IFF = Input Flip-Flop or Latch

Notes: Notes:

1. Set-up time is measured relative to the Global Clock input signal with the fastest route and the lightest load. Hold time is measured relative to the Global Clock input signal with the slowest route and heaviest load.
2. A Zero "0" Hold Time listing indicates no hold time or a negative hold time. Negative values can not be guaranteed "best-case", but if a "0" is listed, there is no positive hold time.

Table 2: Virtex Pinout Tables (Chip-Scale and QFP Packages) (Continued)

| Pin Name | Device | CS144 | TQ144 | PQ/HQ240 |
|---|------------|-----------|-----------|-----------|
| V_{REF} Bank 3 (V _{REF} pins are listed incrementally. Connect all pins listed for both the required device and all smaller devices listed in the same package.) Within each bank, if input reference voltage is not required, all V _{REF} pins are general I/O. | XCV50 | H11, K12 | 60, 68 | 130, 144 |
| | XCV100/150 | ... + J10 | ... + 66 | ... + 133 |
| | XCV200/300 | N/A | N/A | ... + 126 |
| | XCV400 | N/A | N/A | ... + 147 |
| | XCV600 | N/A | N/A | ... + 132 |
| | XCV800 | N/A | N/A | ... + 140 |
| V_{REF} Bank 4 (V _{REF} pins are listed incrementally. Connect all pins listed for both the required device and all smaller devices listed in the same package.) Within each bank, if input reference voltage is not required, all V _{REF} pins are general I/O. | XCV50 | L8, L10 | 79, 87 | 97, 111 |
| | XCV100/150 | ... + N10 | ... + 81 | ... + 108 |
| | XCV200/300 | N/A | N/A | ... + 115 |
| | XCV400 | N/A | N/A | ... + 94 |
| | XCV600 | N/A | N/A | ... + 109 |
| | XCV800 | N/A | N/A | ... + 101 |
| V_{REF} Bank 5 (V _{REF} pins are listed incrementally. Connect all pins listed for both the required device and all smaller devices listed in the same package.) Within each bank, if input reference voltage is not required, all V _{REF} pins are general I/O. | XCV50 | L4, L6 | 96, 104 | 70, 84 |
| | XCV100/150 | ... + N4 | ... + 102 | ... + 73 |
| | XCV200/300 | N/A | N/A | ... + 66 |
| | XCV400 | N/A | N/A | ... + 87 |
| | XCV600 | N/A | N/A | ... + 72 |
| | XCV800 | N/A | N/A | ... + 80 |

Table 3: Virtex Pinout Tables (BGA)

| Pin Name | Device | BG256 | BG352 | BG432 | BG560 |
|-----------|--------|-------|-------|-------|-------|
| GCK0 | All | Y11 | AE13 | AL16 | AL17 |
| GCK1 | All | Y10 | AF14 | AK16 | AJ17 |
| GCK2 | All | A10 | B14 | A16 | D17 |
| GCK3 | All | B10 | D14 | D17 | A17 |
| M0 | All | Y1 | AD24 | AH28 | AJ29 |
| M1 | All | U3 | AB23 | AH29 | AK30 |
| M2 | All | W2 | AC23 | AJ28 | AN32 |
| CCLK | All | B19 | C3 | D4 | C4 |
| PROGRAM | All | Y20 | AC4 | AH3 | AM1 |
| DONE | All | W19 | AD3 | AH4 | AJ5 |
| INIT | All | U18 | AD2 | AJ2 | AH5 |
| BUSY/DOUT | All | D18 | E4 | D3 | D4 |
| D0/DIN | All | C19 | D3 | C2 | E4 |
| D1 | All | E20 | G1 | K4 | K3 |
| D2 | All | G19 | J3 | K2 | L4 |
| D3 | All | J19 | M3 | P4 | P3 |
| D4 | All | M19 | R3 | V4 | W4 |
| D5 | All | P19 | U4 | AB1 | AB5 |
| D6 | All | T20 | V3 | AB3 | AC4 |
| D7 | All | V19 | AC3 | AG4 | AJ4 |
| WRITE | All | A19 | D5 | B4 | D6 |
| CS | All | B18 | C4 | D5 | A2 |
| TDI | All | C17 | B3 | B3 | D5 |
| TDO | All | A20 | D4 | C4 | E6 |
| TMS | All | D3 | D23 | D29 | B33 |
| TCK | All | A1 | C24 | D28 | E29 |
| DXN | All | W3 | AD23 | AH27 | AK29 |
| DXP | All | V4 | AE24 | AK29 | AJ28 |

Table 3: Virtex Pinout Tables (BGA) (Continued)

| Pin Name | Device | BG256 | BG352 | BG432 | BG560 |
|--|---------------------|---|---|---|---|
| V_{CCINT} Notes: <ul style="list-style-type: none"> Superset includes all pins, including the ones in bold type. Subset excludes pins in bold type. In BG352, for XCV300 all the V_{CCINT} pins in the superset must be connected. For XCV150/200, V_{CCINT} pins in the subset must be connected, and pins in bold type can be left unconnected (these unconnected pins cannot be used as user I/O.) In BG432, for XCV400/600/800 all V_{CCINT} pins in the superset must be connected. For XCV300, V_{CCINT} pins in the subset must be connected, and pins in bold type can be left unconnected (these unconnected pins cannot be used as user I/O.) In BG560, for XCV800/1000 all V_{CCINT} pins in the superset must be connected. For XCV400/600, V_{CCINT} pins in the subset must be connected, and pins in bold type can be left unconnected (these unconnected pins cannot be used as user I/O.) | XCV50/100 | C10, D6, D15, F4, F17, L3, L18, R4, R17, U6, U15, V10 | N/A | N/A | N/A |
| | XCV150/200/300 | Same as above | A20, C14, D10, J24, K4, P2, P25, V24, W2, AC10, AE14, AE19, B16, D12, L1, L25, R23, T1, AF11, AF16 | A10, A17, B23, C14, C19, K3, K29, N2, N29, T1, T29, W2, W31, AB2, AB30, AJ10, AJ16, AK13, AK19, AK22, B26, C7, F1, F30, AE29, AF1, AH8, AH24 | N/A |
| | XCV400/600/800/1000 | N/A | N/A | Same as above | A21, B14, B18, B28, C24, E9, E12, F2, H30, J1, K32, N1, N33, U5, U30, Y2, Y31, AD2, AD32, AG3, AG31, AK8, AK11, AK17, AK20, AL14, AL27, AN25, B12, C22, M3, N29, AB2, AB32, AJ13, AL22 |
| V _{CCO} , Bank 0 | All | D7, D8 | A17, B25, D19 | A21, C29, D21 | A22, A26, A30, B19, B32 |
| V _{CCO} , Bank 1 | All | D13, D14 | A10, D7, D13 | A1, A11, D11 | A10, A16, B13, C3, E5 |
| V _{CCO} , Bank 2 | All | G17, H17 | B2, H4, K1 | C3, L1, L4 | B2, D1, H1, M1, R2 |
| V _{CCO} , Bank 3 | All | N17, P17 | P4, U1, Y4 | AA1, AA4, AJ3 | V1, AA2, AD1, AK1, AL2 |
| V _{CCO} , Bank 4 | All | U13, U14 | AC8, AE2, AF10 | AH11, AL1, AL11 | AM2, AM15, AN4, AN8, AN12 |
| V _{CCO} , Bank 5 | All | U7, U8 | AC14, AC20, AF17 | AH21, AJ29, AL21 | AL31, AM21, AN18, AN24, AN30 |
| V _{CCO} , Bank 6 | All | N4, P4 | U26, W23, AE25 | AA28, AA31, AL31 | W32, AB33, AF33, AK33, AM32 |

Table 3: Virtex Pinout Tables (BGA) (Continued)

| Pin Name | Device | BG256 | BG352 | BG432 | BG560 |
|---|------------|-----------|---------------|--------------------|-------------------------|
| V _{CCO} , Bank 7 | All | G4, H4 | G23, K26, N23 | A31, L28, L31 | C32, D33, K33, N32, T33 |
| V _{REF} Bank 0 (VREF pins are listed incrementally. Connect all pins listed for both the required device and all smaller devices listed in the same package.) Within each bank, if input reference voltage is not required, all V _{REF} pins are general I/O. | XCV50 | A8, B4 | N/A | N/A | N/A |
| | XCV100/150 | ... + A4 | A16, C19, C21 | N/A | N/A |
| | XCV200/300 | ... + A2 | ... + D21 | B19, D22, D24, D26 | N/A |
| | XCV400 | N/A | N/A | ... + C18 | A19, D20, D26, E23, E27 |
| | XCV600 | N/A | N/A | ... + C24 | ... + E24 |
| | XCV800 | N/A | N/A | ... + B21 | ... + E21 |
| | XCV1000 | N/A | N/A | N/A | ... + D29 |
| V _{REF} Bank 1 (VREF pins are listed incrementally. Connect all pins listed for both the required device and all smaller devices listed in the same package.) Within each bank, if input reference voltage is not required, all V _{REF} pins are general I/O. | XCV50 | A17, B12 | N/A | N/A | N/A |
| | XCV100/150 | ... + B15 | B6, C9, C12 | N/A | N/A |
| | XCV200/300 | ... + B17 | ... + D6 | A13, B7, C6, C10 | N/A |
| | XCV400 | N/A | N/A | ... + B15 | A6, D7, D11, D16, E15 |
| | XCV600 | N/A | N/A | ... + D10 | ... + D10 |
| | XCV800 | N/A | N/A | ... + B12 | ... + D13 |
| | XCV1000 | N/A | N/A | N/A | ... + E7 |
| V _{REF} Bank 2 (VREF pins are listed incrementally. Connect all pins listed for both the required device and all smaller devices listed in the same package.) Within each bank, if input reference voltage is not required, all V _{REF} pins are general I/O. | XCV50 | C20, J18 | N/A | N/A | N/A |
| | XCV100/150 | ... + F19 | E2, H2, M4 | N/A | N/A |
| | XCV200/300 | ... + G18 | ... + D2 | E2, G3, J2, N1 | N/A |
| | XCV400 | N/A | N/A | ... + R3 | G5, H4, L5, P4, R1 |
| | XCV600 | N/A | N/A | ... + H1 | ... + K5 |
| | XCV800 | N/A | N/A | ... + M3 | ... + N5 |
| | XCV1000 | N/A | N/A | N/A | ... + B3 |

Table 3: Virtex Pinout Tables (BGA) (Continued)

| Pin Name | Device | BG256 | BG352 | BG432 | BG560 |
|---|------------|-----------|------------------|------------------------|------------------------------|
| V_{REF} Bank 3 (V _{REF} pins are listed incrementally. Connect all pins listed for both the required device and all smaller devices listed in the same package.) Within each bank, if input reference voltage is not required, all V _{REF} pins are general I/O. | XCV50 | M18, V20 | N/A | N/A | N/A |
| | XCV100/150 | ... + R19 | R4, V4, Y3 | N/A | N/A |
| | XCV200/300 | ... + P18 | ... + AC2 | V2, AB4, AD4, AF3 | N/A |
| | XCV400 | N/A | N/A | ... + U2 | V4, W5, AD3, AE5, AK2 |
| | XCV600 | N/A | N/A | ... + AC3 | ... + AF1 |
| | XCV800 | N/A | N/A | ... + Y3 | ... + AA4 |
| | XCV1000 | N/A | N/A | N/A | ... + AH4 |
| V_{REF} Bank 4 (V _{REF} pins are listed incrementally. Connect all pins listed for both the required device and all smaller devices listed in the same package.) Within each bank, if input reference voltage is not required, all V _{REF} pins are general I/O. | XCV50 | V12, Y18 | N/A | N/A | N/A |
| | XCV100/150 | ... + W15 | AC12, AE5, AE8, | N/A | N/A |
| | XCV200/300 | ... + V14 | ... + AE4 | AJ7, AL4, AL8, AL13 | N/A |
| | XCV400 | N/A | N/A | ... + AK15 | AL7, AL10, AL16, AM4, AM14 |
| | XCV600 | N/A | N/A | ... + AK8 | ... + AL9 |
| | XCV800 | N/A | N/A | ... + AJ12 | ... + AK13 |
| | XCV1000 | N/A | N/A | N/A | ... + AN3 |
| V_{REF} Bank 5 (V _{REF} pins are listed incrementally. Connect all pins listed for both the required device and all smaller devices listed in the same package.) Within each bank, if input reference voltage is not required, all V _{REF} pins are general I/O. | XCV50 | V9, Y3 | N/A | N/A | N/A |
| | XCV100/150 | ... + W6 | AC15, AC18, AD20 | N/A | N/A |
| | XCV200/300 | ... + V7 | ... + AE23 | AJ18, AJ25, AK23, AK27 | N/A |
| | XCV400 | N/A | N/A | ... + AJ17 | AJ18, AJ25, AL20, AL24, AL29 |
| | XCV600 | N/A | N/A | ... + AL24 | ... + AM26 |
| | XCV800 | N/A | N/A | ... + AH19 | ... + AN23 |
| | XCV1000 | N/A | N/A | N/A | ... + AK28 |
| V_{REF} Bank 6 (V _{REF} pins are listed incrementally. Connect all pins listed for both the required device and all smaller devices listed in the same package.) Within each bank, if input reference voltage is not required, all V _{REF} pins are general I/O. | XCV50 | M2, R3 | N/A | N/A | N/A |
| | XCV100/150 | ... + T1 | R24, Y26, AA25, | N/A | N/A |
| | XCV200/300 | ... + T3 | ... + AD26 | V28, AB28, AE30, AF28 | N/A |
| | XCV400 | N/A | N/A | ... + U28 | V29, Y32, AD31, AE29, AK32 |
| | XCV600 | N/A | N/A | ... + AC28 | ... + AE31 |
| | XCV800 | N/A | N/A | ... + Y30 | ... + AA30 |
| | XCV1000 | N/A | N/A | N/A | ... + AH30 |

Table 4: Virtex Pinout Tables (Fine-Pitch BGA) (Continued)

| Pin Name | Device | FG256 | FG456 | FG676 | FG680 |
|---|------------|--|--|--|--|
| V _{CCINT} | All | C3, C14, D4, D13, E5, E12, M5, M12, N4, N13, P3, P14 | E5, E18, F6, F17, G7, G8, G9, G14, G15, G16, H7, H16, J7, J16, P7, P16, R7, R16, T7, T8, T9, T14, T15, T16, U6, U17, V5, V18 | G7, G20, H8, H19, J9, J10, J11, J16, J17, J18, K9, K18, L9, L18, T9, T18, U9, U18, V9, V10, V11, V16, V17, V18, W8, W19, Y7, Y20 | AD5, AD35, AE5, AE35, AL5, AL35, AM5, AM35, AR8, AR9, AR15, AR16, AR24, AR25, AR31, AR32, E8, E9, E15, E16, E24, E25, E31, E32, H5, H35, J5, J35, R5, R35, T5, T35 |
| V _{CCO} , Bank 0 | All | E8, F8 | F7, F8, F9, F10, G10, G11 | H9, H10, H11, H12, J12, J13 | E26, E27, E29, E30, E33, E34 |
| V _{CCO} , Bank 1 | All | E9, F9 | F13, F14, F15, F16, G12, G13 | H15, H16, H17, H18, J14, J15 | E6, E7, E10, E11, E13, E14 |
| V _{CCO} , Bank 2 | All | H11, H12 | G17, H17, J17, K16, K17, L16 | J19, K19, L19, M18, M19, N18 | F5, G5, K5, L5, N5, P5 |
| V _{CCO} , Bank 3 | All | J11, J12 | M16, N16, N17, P17, R17, T17 | P18, R18, R19, T19, U19, V19 | AF5, AG5, AN5, AK5, AJ5, AP5 |
| V _{CCO} , Bank 4 | All | L9, M9 | T12, T13, U13, U14, U15, U16, | V14, V15, W15, W16, W17, W18 | AR6, AR7, AR10, AR11, AR13, AR14 |
| V _{CCO} , Bank 5 | All | L8, M8 | T10, T11, U7, U8, U9, U10 | V12, V13, W9, W10, W11, W12 | AR26, AR27, AR29, AR30, AR33, AR34 |
| V _{CCO} , Bank 6 | All | J5, J6 | M7, N6, N7, P6, R6, T6 | P9, R8, R9, T8, U8, V8 | AF35, AG35, AJ35, AK35, AN35, AP35 |
| V _{CCO} , Bank 7 | All | H5, H6 | G6, H6, J6, K6, K7, L7 | J8, K8, L8, M8, M9, N9 | F35, G35, K35, L35, N35, P35 |
| V _{REF} , Bank 0 (VREF pins are listed incrementally. Connect all pins listed for both the required device and all smaller devices listed in the same package.) Within each bank, if input reference voltage is not required, all V _{REF} pins are general I/O. | XCV50 | B4, B7 | N/A | N/A | N/A |
| | XCV100/150 | ... + C6 | A9, C6, E8 | N/A | N/A |
| | XCV200/300 | ... + A3 | ... + B4 | N/A | N/A |
| | XCV400 | N/A | N/A | A12, C11, D6, E8, G10 | |
| | XCV600 | N/A | N/A | ... + B7 | A33, B28, B30, C23, C24, D33 |
| | XCV800 | N/A | N/A | ... + B10 | ... + A26 |
| | XCV1000 | N/A | N/A | N/A | ... + D34 |


Table 4: Virtex Pinout Tables (Fine-Pitch BGA) (Continued)

| Pin Name | Device | FG256 | FG456 | FG676 | FG680 |
|---|------------|-----------|------------------|------------------------------|------------------------------------|
| V_{REF} Bank 4 (V _{REF} pins are listed incrementally. Connect all pins listed for both the required device and all smaller devices listed in the same package.) Within each bank, if input reference voltage is not required, all V _{REF} pins are general I/O. | XCV50 | P9, T12 | N/A | N/A | N/A |
| | XCV100/150 | ... + T11 | AA13, AB16, AB19 | N/A | N/A |
| | XCV200/300 | ... + R13 | ... + AB20 | N/A | N/A |
| | XCV400 | N/A | N/A | AC15, AD18, AD21, AD22, AF15 | N/A |
| | XCV600 | N/A | N/A | ... + AF20 | AT19, AU7, AU17, AV8, AV10, AW11 |
| | XCV800 | N/A | N/A | ... + AF17 | ... + AV14 |
| | XCV1000 | N/A | N/A | N/A | ... + AU6 |
| V_{REF} Bank 5 (V _{REF} pins are listed incrementally. Connect all pins listed for both the required device and all smaller devices listed in the same package.) Within each bank, if input reference voltage is not required, all V _{REF} pins are general I/O. | XCV50 | T4, P8 | N/A | N/A | N/A |
| | XCV100/150 | ... + R5 | W8, Y10, AA5 | N/A | N/A |
| | XCV200/300 | ... + T2 | ... + Y6 | N/A | N/A |
| | XCV400 | N/A | N/A | AA10, AB8, AB12, AC7, AF12 | N/A |
| | XCV600 | N/A | N/A | ... + AF8 | AT27, AU29, AU31, AV35, AW21, AW23 |
| | XCV800 | N/A | N/A | ... + AE10 | ... + AT25 |
| | XCV1000 | N/A | N/A | N/A | ... + AV36 |
| V_{REF} Bank 6 (V _{REF} pins are listed incrementally. Connect all pins listed for both the required device and all smaller devices listed in the same package.) Within each bank, if input reference voltage is not required, all V _{REF} pins are general I/O. | XCV50 | J3, N1 | N/A | N/A | N/A |
| | XCV100/150 | ... + M1 | N2, R4, T3 | N/A | N/A |
| | XCV200/300 | ... + N2 | ... + Y1 | N/A | N/A |
| | XCV400 | N/A | N/A | AB3, R1, R4, U6, V5 | N/A |
| | XCV600 | N/A | N/A | ... + Y1 | AB35, AD37, AH39, AK39, AM39, AN36 |
| | XCV800 | N/A | N/A | ... + U2 | ... + AE39 |
| | XCV1000 | N/A | N/A | N/A | ... + AT39 |

Table 4: Virtex Pinout Tables (Fine-Pitch BGA) (Continued)

| Pin Name | Device | FG256 | FG456 | FG676 | FG680 |
|---|--------|-------|--|--|-------|
| No Connect (No-connect pins are listed incrementally. All pins listed for both the required device and all larger devices listed in the same package are no connects.) | XCV800 | N/A | N/A | A2, A3, A15, A25, B1, B6, B11, B16, B21, B24, B26, C1, C2, C25, C26, F2, F6, F21, F25, L2, L25, N25, P2, T2, T25, AA2, AA6, AA21, AA25, AD1, AD2, AD25, AE1, AE3, AE6, AE11, AE14, AE16, AE21, AE24, AE26, AF2, AF24, AF25 | N/A |
| | XCV600 | N/A | N/A | same as above | N/A |
| | XCV400 | N/A | N/A | ... + A9, A10, A13, A16, A24, AC1, AC25, AE12, AE15, AF3, AF10, AF11, AF13, AF14, AF16, AF18, AF23, B4, B12, B13, B15, B17, D1, D25, H26, J1, K26, L1, M1, M25, N1, N26, P1, P26, R2, R26, T1, T26, U26, V1 | N/A |
| | XCV300 | N/A | D4, D19, W4, W19 | N/A | N/A |
| | XCV200 | N/A | ... + A2, A6, A12, B11, B16, C2, D1, D18, E17, E19, G2, G22, L2, L19, M2, M21, R3, R20, U3, U18, Y22, AA1, AA3, AA11, AA16, AB7, AB12, AB21, | N/A | N/A |
| | XCV150 | N/A | ... + A13, A14, C8, C9, E13, F11, H21, J1, J4, K2, K18, K19, M17, N1, P1, P5, P22, R22, W13, W15, AA9, AA10, AB8, AB14 | N/A | N/A |


BG432 Pin Function Diagram



DS003_21_100300

Figure 6: BG432 Pin Function Diagram

FG680 Pin Function Diagram



Note: AA3, AA4, and AB2 are in Bank 2

Note: AA37 is in Bank 7

fg680_12a

Figure 11: FG680 Pin Function Diagram