



Welcome to **E-XFL.COM**

Understanding <u>Embedded - FPGAs (Field Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details	
Product Status	Obsolete
Number of LABs/CLBs	600
Number of Logic Elements/Cells	2700
Total RAM Bits	40960
Number of I/O	176
Number of Gates	108904
Voltage - Supply	2.375V ~ 2.625V
Mounting Type	Surface Mount
Operating Temperature	-40°C ~ 100°C (TJ)
Package / Case	256-BGA
Supplier Device Package	256-FBGA (17x17)
Purchase URL	https://www.e-xfl.com/product-detail/xilinx/xcv100-5fg256i

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



Revision History

Date	Version	Revision
11/98	1.0	Initial Xilinx release.
01/99-02/99	1.2-1.3	Both versions updated package drawings and specs.
05/99	1.4	Addition of package drawings and specifications.
05/99	1.5	Replaced FG 676 & FG680 package drawings.
07/99	1.6	Changed Boundary Scan Information and changed Figure 11, Boundary Scan Bit Sequence. Updated IOB Input & Output delays. Added Capacitance info for different I/O Standards. Added 5 V tolerant information. Added DLL Parameters and waveforms and new Pin-to-pin Input and Output Parameter tables for Global Clock Input to Output and Setup and Hold. Changed Configuration Information including Figures 12, 14, 17 & 19. Added device-dependent listings for quiescent currents ICCINTQ and ICCOQ. Updated IOB Input and Output Delays based on default standard of LVTTL, 12 mA, Fast Slew Rate. Added IOB Input Switching Characteristics Standard Adjustments.
09/99	1.7	Speed grade update to preliminary status, Power-on specification and Clock-to-Out Minimums additions, "0" hold time listing explanation, quiescent current listing update, and Figure 6 ADDRA input label correction. Added T _{IJITCC} parameter, changed T _{OJIT} to T _{OPHASE} .
01/00	1.8	Update to speed.txt file 1.96. Corrections for CRs 111036,111137, 112697, 115479, 117153, 117154, and 117612. Modified notes for Recommended Operating Conditions (voltage and temperature). Changed Bank information for V _{CCO} in CS144 package on p.43.
01/00	1.9	Updated DLL Jitter Parameter table and waveforms, added Delay Measurement Methodology table for different I/O standards, changed buffered Hex line info and Input/Output Timing measurement notes.
03/00	2.0	New TBCKO values; corrected FG680 package connection drawing; new note about status of CCLK pin after configuration.
05/00	2.1	Modified "Pins not listed" statement. Speed grade update to Final status.
05/00	2.2	Modified Table 18.
09/00	2.3	 Added XCV400 values to table under Minimum Clock-to-Out for Virtex Devices. Corrected Units column in table under IOB Input Switching Characteristics. Added values to table under CLB SelectRAM Switching Characteristics.
10/00	2.4	 Corrected Pinout information for devices in the BG256, BG432, and BG560 packages in Table 18. Corrected BG256 Pin Function Diagram.
04/01	2.5	 Revised minimums for Global Clock Set-Up and Hold for LVTTL Standard, with DLL. Converted file to modularized format. See Virtex Data Sheet section.
03/13	4.0	The products listed in this data sheet are obsolete. See XCN10016 for further information.

Virtex Data Sheet

The Virtex Data Sheet contains the following modules:

- DS003-1, Virtex 2.5V FPGAs: Introduction and Ordering Information (Module 1)
- DS003-2, Virtex 2.5V FPGAs: Functional Description (Module 2)

- DS003-3, Virtex 2.5V FPGAs:
 DC and Switching Characteristics (Module 3)
- DS003-4, Virtex 2.5V FPGAs: Pinout Tables (Module 4)






Figure 2: Virtex Input/Output Block (IOB)

Table 1: Supported Select I/O Standards

I/O Standard	Input Reference Voltage (V _{REF})	Output Source Voltage (V _{CCO})	Board Termination Voltage (V _{TT})	5 V Tolerant
LVTTL 2 – 24 mA	N/A	3.3	N/A	Yes
LVCMOS2	N/A	2.5	N/A	Yes
PCI, 5 V	N/A	3.3	N/A	Yes
PCI, 3.3 V	N/A	3.3	N/A	No
GTL	0.8	N/A	1.2	No
GTL+	1.0	N/A	1.5	No
HSTL Class I	0.75	1.5	0.75	No
HSTL Class III	0.9	1.5	1.5	No
HSTL Class IV	0.9	1.5	1.5	No
SSTL3 Class I &II	1.5	3.3	1.5	No
SSTL2 Class I & II	1.25	2.5	1.25	No
CTT	1.5	3.3	1.5	No
AGP	1.32	3.3	N/A	No



more I/O pins convert to V_{REF} pins. Since these are always a superset of the V_{REF} pins used for smaller devices, it is possible to design a PCB that permits migration to a larger device if necessary. All the V_{REF} pins for the largest device anticipated must be connected to the V_{REF} voltage, and not used for I/O.

In smaller devices, some V_{CCO} pins used in larger devices do not connect within the package. These unconnected pins can be left unconnected externally, or can be connected to the V_{CCO} voltage to permit migration to a larger device if necessary.

In TQ144 and PQ/HQ240 packages, all V_{CCO} pins are bonded together internally, and consequently the same V_{CCO} voltage must be connected to all of them. In the CS144 package, bank pairs that share a side are interconnected internally, permitting four choices for V_{CCO} . In both cases, the V_{REF} pins remain internally connected as eight banks, and can be used as described previously.

Configurable Logic Block

The basic building block of the Virtex CLB is the logic cell (LC). An LC includes a 4-input function generator, carry logic, and a storage element. The output from the function generator in each LC drives both the CLB output and the D input of the flip-flop. Each Virtex CLB contains four LCs, organized in two similar slices, as shown in Figure 4.

Figure 5 shows a more detailed view of a single slice.

In addition to the four basic LCs, the Virtex CLB contains logic that combines function generators to provide functions

of five or six inputs. Consequently, when estimating the number of system gates provided by a given device, each CLB counts as 4.5 LCs.

Look-Up Tables

Virtex function generators are implemented as 4-input look-up tables (LUTs). In addition to operating as a function generator, each LUT can provide a 16 x 1-bit synchronous RAM. Furthermore, the two LUTs within a slice can be combined to create a 16 x 2-bit or 32 x 1-bit synchronous RAM, or a 16x1-bit dual-port synchronous RAM.

The Virtex LUT can also provide a 16-bit shift register that is ideal for capturing high-speed or burst-mode data. This mode can also be used to store data in applications such as Digital Signal Processing.

Storage Elements

The storage elements in the Virtex slice can be configured either as edge-triggered D-type flip-flops or as level-sensitive latches. The D inputs can be driven either by the function generators within the slice or directly from slice inputs, bypassing the function generators.

In addition to Clock and Clock Enable signals, each Slice has synchronous set and reset signals (SR and BY). SR forces a storage element into the initialization state specified for it in the configuration. BY forces it into the opposite state. Alternatively, these signals can be configured to operate asynchronously. All of the control signals are independently invertible, and are shared by the two flip-flops within the slice.




Figure 4: 2-Slice Virtex CLB



Four dedicated clock pads are provided, one adjacent to each of the global buffers. The input to the global buffer is

selected either from these pads or from signals in the general purpose routing.




Figure 9: Global Clock Distribution Network

Delay-Locked Loop (DLL)

Associated with each global clock input buffer is a fully digital Delay-Locked Loop (DLL) that can eliminate skew between the clock input pad and internal clock-input pins throughout the device. Each DLL can drive two global clock networks. The DLL monitors the input clock and the distributed clock, and automatically adjusts a clock delay element. Clock edges reach internal flip-flops one to four clock periods after they arrive at the input. This closed-loop system effectively eliminates clock-distribution delay by ensuring that clock edges arrive at internal flip-flops in synchronism with clock edges arriving at the input.

In addition to eliminating clock-distribution delay, the DLL provides advanced control of multiple clock domains. The DLL provides four quadrature phases of the source clock, can double the clock, or divide the clock by 1.5, 2, 2.5, 3, 4, 5, 8, or 16.

The DLL also operates as a clock mirror. By driving the output from a DLL off-chip and then back on again, the DLL can be used to de-skew a board level clock among multiple Virtex devices.

In order to guarantee that the system clock is operating correctly prior to the FPGA starting up after configuration, the DLL can delay the completion of the configuration process until after it has achieved lock.

See **DLL Timing Parameters**, page 21 of Module 3, for frequency range information.

Boundary Scan

Virtex devices support all the mandatory boundary-scan instructions specified in the IEEE standard 1149.1. A Test Access Port (TAP) and registers are provided that implement the EXTEST, INTEST, SAMPLE/PRELOAD, BYPASS, IDCODE, USERCODE, and HIGHZ instructions. The TAP also supports two internal scan chains and configuration/readback of the device.The TAP uses dedicated package pins that always operate using LVTTL. For TDO to operate using LVTTL, the $\rm V_{CCO}$ for Bank 2 should be 3.3 V. Otherwise, TDO switches rail-to-rail between ground and $\rm V_{CCO}$.

Boundary-scan operation is independent of individual IOB configurations, and unaffected by package type. All IOBs, including un-bonded ones, are treated as independent 3-state bidirectional pins in a single scan chain. Retention of the bidirectional test capability after configuration facilitates the testing of external interconnections, provided the user design or application is turned off.

Table 5 lists the boundary-scan instructions supported in Virtex FPGAs. Internal signals can be captured during EXTEST by connecting them to un-bonded or unused IOBs. They can also be connected to the unused outputs of IOBs defined as unidirectional input pins.

Before the device is configured, all instructions except USER1 and USER2 are available. After configuration, all instructions are available. During configuration, it is recommended that those operations using the boundary-scan register (SAMPLE/PRELOAD, INTEST, EXTEST) not be performed.




Figure 11: Boundary Scan Bit Sequence

Table 5: Boundary Scan Instructions

Boundary-Scan Command	Binary Code(4:0)	Description
EXTEST	00000	Enables boundary-scan EXTEST operation
SAMPLE/PRELOAD	00001	Enables boundary-scan SAMPLE/PRELOAD operation
USER 1	00010	Access user-defined register 1
USER 2	00011	Access user-defined register 2
CFG_OUT	00100	Access the configuration bus for read operations.
CFG_IN	00101	Access the configuration bus for write operations.
INTEST	00111	Enables boundary-scan INTEST operation
USERCODE	01000	Enables shifting out USER code
IDCODE	01001	Enables shifting out of ID Code
HIGHZ	01010	3-states output pins while enabling the Bypass Register
JSTART	01100	Clock the start-up sequence when StartupClk is TCK
BYPASS	11111	Enables BYPASS
RESERVED	All other codes	Xilinx reserved instructions

Identification Registers

The IDCODE register is supported. By using the IDCODE, the device connected to the JTAG port can be determined.

The IDCODE register has the following binary format:

vvvv:ffff:fffa:aaaa:aaaa:cccc:cccc1

where

v = the die version number

f = the family code (03h for Virtex family)

a = the number of CLB rows (ranges from 010h for XCV50 to 040h for XCV1000)

c = the company code (49h for Xilinx)

The USERCODE register is supported. By using the USER-CODE, a user-programmable identification code can be loaded and shifted out for examination. The identification code is embedded in the bitstream during bitstream generation and is valid only after configuration.

Table 6: IDCODEs Assigned to Virtex FPGAs

FPGA	IDCODE
XCV50	v0610093h
XCV100	v0614093h
XCV150	v0618093h
XCV200	v061C093h
XCV300	v0620093h
XCV400	v0628093h
XCV600	v0630093h
XCV800	v0638093h
XCV1000	v0640093h

Including Boundary Scan in a Design

Since the boundary scan pins are dedicated, no special element needs to be added to the design unless an internal data register (USER1 or USER2) is desired.

If an internal data register is used, insert the boundary scan symbol and connect the necessary pins as appropriate.

Development System


Virtex FPGAs are supported by the Xilinx Foundation and Alliance CAE tools. The basic methodology for Virtex design consists of three interrelated steps: design entry, implementation, and verification. Industry-standard tools are used for design entry and simulation (for example, Synopsys FPGA Express), while Xilinx provides proprietary architecture-specific tools for implementation.

The Xilinx development system is integrated under the Xilinx Design Manager (XDM™) software, providing design-



Table 8: Master/Slave Serial Mode Programming Switching

	Description	Figure References	Symbol	Values	Units
	DIN setup/hold, slave mode	1/2	T_{DCC}/T_{CCD}	5.0 / 0	ns, min
	DIN setup/hold, master mode	1/2	T _{DSCK} /T _{CKDS}	5.0 / 0	ns, min
	DOUT	3	T _{CCO}	12.0	ns, max
CCLK	High time	4	T _{CCH}	5.0	ns, min
OOLIK	Low time	5	T _{CCL}	5.0	ns, min
	Maximum Frequency		F _{CC}	66	MHz, max
	Frequency Tolerance, master mode with respect to nominal			+45% -30%	



Note 1: If none of the Virtex FPGAs have been selected to drive DONE, an external pull-up resistor of 330 Ω should be added to the common DONE line. (For Spartan-XL devices, add a 4.7K Ω pull-up resistor.) This pull-up is not needed if the DriveDONE attribute is set. If used, DriveDONE should be selected only for the last device in the configuration chain.

xcv_12_050103

Figure 12: Master/Slave Serial Mode Circuit Diagram




Figure 13: Slave-Serial Mode Programming Switching Characteristics



Master-Serial Mode

In master-serial mode, the CCLK output of the FPGA drives a Xilinx Serial PROM that feeds bit-serial data to the DIN input. The FPGA accepts this data on each rising CCLK edge. After the FPGA has been loaded, the data for the next device in a daisy-chain is presented on the DOUT pin after the rising CCLK edge.

The interface is identical to slave-serial except that an internal oscillator is used to generate the configuration clock (CCLK). A wide range of frequencies can be selected for CCLK which always starts at a slow default frequency. Configuration bits then switch CCLK to a higher frequency for the remainder of the configuration. Switching to a lower frequency is prohibited.

The CCLK frequency is set using the ConfigRate option in the bitstream generation software. The maximum CCLK frequency that can be selected is 60 MHz. When selecting a CCLK frequency, ensure that the serial PROM and any daisy-chained FPGAs are fast enough to support the clock rate.

On power-up, the CCLK frequency is 2.5 MHz. This frequency is used until the ConfigRate bits have been loaded when the frequency changes to the selected ConfigRate. Unless a different frequency is specified in the design, the default ConfigRate is 4 MHz.

Figure 12 shows a full master/slave system. In this system, the left-most device operates in master-serial mode. The remaining devices operate in slave-serial mode. The SPROM RESET pin is driven by $\overline{\text{INIT}}$, and the $\overline{\text{CE}}$ input is driven by DONE. There is the potential for contention on the DONE pin, depending on the start-up sequence options chosen.

Figure 14 shows the timing of master-serial configuration. Master-serial mode is selected by a <000> or <100> on the mode pins (M2, M1, M0). Table 8 shows the timing information for Figure 14.




Figure 14: Master-Serial Mode Programming Switching Characteristics

At power-up, V_{CC} must rise from 1.0 V to V_{CC} min in less than 50 ms, otherwise delay configuration by pulling PROGRAM Low until V_{CC} is valid.

The sequence of operations necessary to configure a Virtex FPGA serially appears in Figure 15.

SelectMAP Mode

The SelectMAP mode is the fastest configuration option. Byte-wide data is written into the FPGA with a BUSY flag controlling the flow of data.

An external data source provides a byte stream, CCLK, a Chip Select (\overline{CS}) signal and a Write signal (\overline{WRITE}) . If BUSY is asserted (High) by the FPGA, the data must be held until BUSY goes Low.

Data can also be read using the SelectMAP mode. If WRITE is not asserted, configuration data is read out of the FPGA as part of a readback operation.

In the SelectMAP mode, multiple Virtex devices can be chained in parallel. DATA pins (D7:D0), CCLK, WRITE, BUSY, PROGRAM, DONE, and INIT can be connected in parallel between all the FPGAs. Note that the data is organized with the MSB of each byte on pin DO and the LSB of each byte on D7. The CS pins are kept separate, insuring that each FPGA can be selected individually. WRITE should be Low before loading the first bitstream and returned High after the last device has been programmed. Use $\overline{\text{CS}}$ to select the appropriate FPGA for loading the bitstream and sending the configuration data. at the end of the bitstream, deselect the loaded device and select the next target FPGA by setting its $\overline{\text{CS}}$ pin High. A free-running oscillator or other externally generated signal can be used for CCLK. The BUSY signal can be ignored for frequencies below 50 MHz. For details about frequencies above 50 MHz, see XAPP138, Virtex Configuration and Readback. Once all the devices have been programmed, the DONE pin goes High.




Figure 15: Serial Configuration Flowchart

After configuration, the pins of the SelectMAP port can be used as additional user I/O. Alternatively, the port can be retained to permit high-speed 8-bit readback.

Retention of the SelectMAP port is selectable on a design-by-design basis when the bitstream is generated. If retention is selected, PROHIBIT constraints are required to prevent the SelectMAP-port pins from being used as user I/O.

Multiple Virtex FPGAs can be configured using the Select-MAP mode, and be made to start-up simultaneously. To configure multiple devices in this way, wire the individual CCLK, Data, $\overline{\text{WRITE}}$, and BUSY pins of all the devices in parallel. The individual devices are loaded separately by asserting the $\overline{\text{CS}}$ pin of each device in turn and writing the appropriate data. see Table 9 for SelectMAP Write Timing Characteristics.

Table 9: SelectMAP Write Timing Characteristics

	Description		Symbol		Units
	D ₀₋₇ Setup/Hold	1/2	T _{SMDCC} /T _{SMCCD}	5.0 / 1.7	ns, min
	CS Setup/Hold	3/4	T _{SMCSCC} /T _{SMCCCS}	7.0 / 1.7	ns, min
CCLK	WRITE Setup/Hold	5/6	T _{SMCCW} /T _{SMWCC}	7.0 / 1.7	ns, min
COLK	BUSY Propagation Delay	7	T _{SMCKBY}	12.0	ns, max
	Maximum Frequency		F _{CC}	66	MHz, max
	Maximum Frequency with no handshake		F _{CCNH}	50	MHz, max

Write

Write operations send packets of configuration data into the FPGA. The sequence of operations for a multi-cycle write operation is shown below. Note that a configuration packet can be split into many such sequences. The packet does not have to complete within one assertion of \overline{CS} , illustrated in Figure 16.

- 1. Assert WRITE and CS Low. Note that when CS is asserted on successive CCLKs, WRITE must remain either asserted or de-asserted. Otherwise an abort will be initiated, as described below.
- 2. Drive data onto D[7:0]. Note that to avoid contention, the data source should not be enabled while \overline{CS} is Low and \overline{WRITE} is High. Similarly, while \overline{WRITE} is High, no more that one \overline{CS} should be asserted.




Figure 18: SelectMAP Write Abort Waveforms

Boundary-Scan Mode

In the boundary-scan mode, configuration is done through the IEEE 1149.1 Test Access Port. Note that the PROGRAM pin must be pulled High prior to reconfiguration. A Low on the PROGRAM pin resets the TAP controller and no JTAG operations can be performed.

Configuration through the TAP uses the CFG_IN instruction. This instruction allows data input on TDI to be converted into data packets for the internal configuration bus.

The following steps are required to configure the FPGA through the boundary-scan port (when using TCK as a start-up clock).

- Load the CFG_IN instruction into the boundary-scan instruction register (IR)
- 2. Enter the Shift-DR (SDR) state
- 3. Shift a configuration bitstream into TDI
- 4. Return to Run-Test-Idle (RTI)
- Load the JSTART instruction into IR
- 6. Enter the SDR state
- 7. Clock TCK through the startup sequence
- 8. Return to RTI

Configuration and readback via the TAP is always available. The boundary-scan mode is selected by a <101> or 001> on the mode pins (M2, M1, M0). For details on TAP characteristics, refer to XAPP139.

Configuration Sequence

The configuration of Virtex devices is a three-phase process. First, the configuration memory is cleared. Next, configuration data is loaded into the memory, and finally, the logic is activated by a start-up process.

Configuration is automatically initiated on power-up unless it is delayed by the user, as described below. The configuration process can also be initiated by asserting $\overline{\mathsf{PROGRAM}}$.

The end of the memory-clearing phase is signalled by INIT going High, and the completion of the entire process is signalled by DONE going High.

The power-up timing of configuration signals is shown in Figure 19. The corresponding timing characteristics are listed in Table 10.




Figure 19: Power-Up Timing Configuration Signals

Table 10: Power-up Timing Characteristics

Description	Symbol	Value	Units
Power-on Reset	T _{POR}	2.0	ms, max
Program Latency	T _{PL}	100.0	μs, max
CCLK (output) Delay	T _{ICCK}	0.5	μs, min
		4.0	μs, max
Program Pulse Width	T _{PROGRAM}	300	ns, min

Delaying Configuration

INIT can be held Low using an open-drain driver. An open-drain is required since INIT is a bidirectional open-drain pin that is held Low by the FPGA while the configuration memory is being cleared. Extending the time that the pin is Low causes the configuration sequencer to wait. Thus, configuration is delayed by preventing entry into the phase where data is loaded.

Start-Up Sequence

The default Start-up sequence is that one CCLK cycle after DONE goes High, the global 3-state signal (GTS) is released. This permits device outputs to turn on as necessary.

One CCLK cycle later, the Global Set/Reset (GSR) and Global Write Enable (GWE) signals are released. This permits the internal storage elements to begin changing state in response to the logic and the user clock.

The relative timing of these events can be changed. In addition, the GTS, GSR, and GWE events can be made dependent on the DONE pins of multiple devices all going High, forcing the devices to start in synchronism. The sequence can also be paused at any stage until lock has been achieved on any or all DLLs.



Date	Version	Revision
01/00	1.9	Updated DLL Jitter Parameter table and waveforms, added Delay Measurement Methodology table for different I/O standards, changed buffered Hex line info and Input/Output Timing measurement notes.
03/00	2.0	New TBCKO values; corrected FG680 package connection drawing; new note about status of CCLK pin after configuration.
05/00	2.1	Modified "Pins not listed" statement. Speed grade update to Final status.
05/00	2.2	Modified Table 18.
09/00	2.3	 Added XCV400 values to table under Minimum Clock-to-Out for Virtex Devices. Corrected Units column in table under IOB Input Switching Characteristics. Added values to table under CLB SelectRAM Switching Characteristics.
10/00	2.4	 Corrected Pinout information for devices in the BG256, BG432, and BG560 packages in Table 18. Corrected BG256 Pin Function Diagram.
04/01	2.5	 Revised minimums for Global Clock Set-Up and Hold for LVTTL Standard, with DLL. Updated SelectMAP Write Timing Characteristics values in Table 9. Converted file to modularized format. See the Virtex Data Sheet section.
07/19/01	2.6	Made minor edits to text under Configuration.
07/19/02	2.7	Made minor edit to Figure 16 and Figure 18.
09/10/02	2.8	Added clarifications in the Configuration, Boundary-Scan Mode, and Block SelectRAM sections. Revised Figure 17.
12/09/02	2.8.1	 Added clarification in the Boundary Scan section. Corrected number of buffered Hex lines listed in General Purpose Routing section.
03/01/13	4.0	The products listed in this data sheet are obsolete. See XCN10016 for further information.

Virtex Data Sheet

The Virtex Data Sheet contains the following modules:

- DS003-1, Virtex 2.5V FPGAs: Introduction and Ordering Information (Module 1)
- DS003-2, Virtex 2.5V FPGAs: Functional Description (Module 2)

- DS003-3, Virtex 2.5V FPGAs:
 DC and Switching Characteristics (Module 3)
- DS003-4, Virtex 2.5V FPGAs: Pinout Tables (Module 4)



Virtex[™] 2.5 V Field Programmable Gate Arrays

DS003-3 (v4.0) March 1, 2013

Production Product Specification

Virtex Electrical Characteristics Definition of Terms

Electrical and switching characteristics are specified on a per-speed-grade basis and can be designated as Advance, Preliminary, or Production. Each designation is defined as follows:

Advance: These speed files are based on simulations only and are typically available soon after device design specifications are frozen. Although speed grades with this designation are considered relatively stable and conservative, some under-reporting might still occur.

Preliminary: These speed files are based on complete ES (engineering sample) silicon characterization. Devices and speed grades with this designation are intended to give a better indication of the expected performance of production silicon. The probability of under-reporting delays is greatly reduced as compared to Advance data.

Production: These speed files are released once enough production silicon of a particular device family member has been characterized to provide full correlation between speed files and devices over numerous production lots. There is no under-reporting of delays, and customers receive formal notification of any subsequent changes. Typically, the slowest speed grades transition to Production before faster speed grades.

All specifications are representative of worst-case supply voltage and junction temperature conditions. The parameters included are common to popular designs and typical applications. Contact the factory for design considerations requiring more detailed information.

Table 1 correlates the current status of each Virtex device with a corresponding speed file designation.

Table 1: Virtex Device Speed Grade Designations

	Speed Grade Designations				
Device	Advance	Preliminary	Production		
XCV50			-6, -5, -4		
XCV100			-6, -5, -4		
XCV150			-6, -5, -4		
XCV200			-6, -5, -4		
XCV300			-6, -5, -4		
XCV400			-6, -5, -4		
XCV600			-6, -5, -4		
XCV800			-6, -5, -4		
XCV1000			-6, -5, -4		

All specifications are subject to change without notice.



IOB Output Switching Characteristics Standard Adjustments

Output delays terminating at a pad are specified for LVTTL with 12 mA drive and fast slew rate. For other standards, adjust the delays by the values shown.

				Speed	Grade		Unit
Description	Symbol	Standard ⁽¹⁾	Min	-6	-5	-4	s
Output Delay Adjustments							
Standard-specific adjustments for	T _{OLVTTL_S2}	LVTTL, Slow, 2 mA	4.2	14.7	15.8	17.0	ns
output delays terminating at pads (based on standard capacitive load,	T _{OLVTTL_S4}	4 mA	2.5	7.5	8.0	8.6	ns
Csl)	T _{OLVTTL_S6}	6 mA	1.8	4.8	5.1	5.6	ns
	T _{OLVTTL_S8}	8 mA	1.2	3.0	3.3	3.5	ns
	T _{OLVTTL_S12}	12 mA	1.0	1.9	2.1	2.2	ns
	T _{OLVTTL_S16}	16 mA	0.9	1.7	1.9	2.0	ns
	T _{OLVTTL_S24}	24 mA	0.8	1.3	1.4	1.6	ns
	T _{OLVTTL_F2}	LVTTL, Fast, 2mA	1.9	13.1	14.0	15.1	ns
	T _{OLVTTL_F4}	4 mA	0.7	5.3	5.7	6.1	ns
	T _{OLVTTL_F6}	6 mA	0.2	3.1	3.3	3.6	ns
	T _{OLVTTL_F8}	8 mA	0.1	1.0	1.1	1.2	ns
	T _{OLVTTL_F12}	12 mA	0	0	0	0	ns
	T _{OLVTTL_F16}	16 mA	-0.10	-0.05	-0.05	-0.05	ns
	T _{OLVTTL_F24}	24 mA	-0.10	-0.20	-0.21	-0.23	ns
	T _{OLVCMOS2}	LVCMOS2	0.10	0.10	0.11	0.12	ns
	T _{OPCl33_3}	PCI, 33 MHz, 3.3 V	0.50	2.3	2.5	2.7	ns
	T _{OPCl33_5}	PCI, 33 MHz, 5.0 V	0.40	2.8	3.0	3.3	ns
	T _{OPCI66_3}	PCI, 66 MHz, 3.3 V	0.10	-0.40	-0.42	-0.46	ns
	T _{OGTL}	GTL	0.6	0.50	0.54	0.6	ns
	T _{OGTLP}	GTL+	0.7	0.8	0.9	1.0	ns
	T _{OHSTL_I}	HSTL I	0.10	-0.50	-0.53	-0.5	ns
	T _{OHSTL_III}	HSTL III	-0.10	-0.9	-0.9	-1.0	ns
	T _{OHSTL_IV}	HSTL IV	-0.20	-1.0	-1.0	-1.1	ns
	T _{OSSTL2_I}	SSTL2 I	-0.10	-0.50	-0.53	-0.5	ns
	T _{OSSLT2_II}	SSTL2 II	-0.20	-0.9	-0.9	-1.0	ns
	T _{OSSTL3_I}	SSTL3 I	-0.20	-0.50	-0.53	-0.5	ns
	T _{OSSTL3_II}	SSTL3 II	-0.30	-1.0	-1.0	-1.1	ns
	T _{OCTT}	СТТ	0	-0.6	-0.6	-0.6	ns
	T _{OAGP}	AGP	0	-0.9	-0.9	-1.0	ns

^{1.} Output timing is measured at 1.4 V with 35 pF external capacitive load for LVTTL. For other I/O standards and different loads, see Table 2 and Table 3.



Calculation of T_{ioop} as a Function of Capacitance

 T_{ioop} is the propagation delay from the O Input of the IOB to the pad. The values for T_{ioop} were based on the standard capacitive load (CsI) for each I/O standard as listed in Table 2.

Table 2: Constants for Calculating T_{ioop}

Standard	Csl (pF)	fl (ns/pF)
LVTTL Fast Slew Rate, 2mA drive	35	0.41
LVTTL Fast Slew Rate, 4mA drive	35	0.20
LVTTL Fast Slew Rate, 6mA drive	35	0.13
LVTTL Fast Slew Rate, 8mA drive	35	0.079
LVTTL Fast Slew Rate, 12mA drive	35	0.044
LVTTL Fast Slew Rate, 16mA drive	35	0.043
LVTTL Fast Slew Rate, 24mA drive	35	0.033
LVTTL Slow Slew Rate, 2mA drive	35	0.41
LVTTL Slow Slew Rate, 4mA drive	35	0.20
LVTTL Slow Slew Rate, 6mA drive	35	0.100
LVTTL Slow Slew Rate, 8mA drive	35	0.086
LVTTL Slow Slew Rate, 12mA drive	35	0.058
LVTTL Slow Slew Rate, 16mA drive	35	0.050
LVTTL Slow Slew Rate, 24mA drive	35	0.048
LVCMOS2	35	0.041
PCI 33MHz 5V	50	0.050
PCI 33MHZ 3.3 V	10	0.050
PCI 66 MHz 3.3 V	10	0.033
GTL	0	0.014
GTL+	0	0.017
HSTL Class I	20	0.022
HSTL Class III	20	0.016
HSTL Class IV	20	0.014
SSTL2 Class I	30	0.028
SSTL2 Class II	30	0.016
SSTL3 Class I	30	0.029
SSTL3 Class II	30	0.016
СТТ	20	0.035
AGP	10	0.037

Notes:

- I/O parameter measurements are made with the capacitance values shown above. See Application Note XAPP133 on <u>www.xilinx.com</u> for appropriate terminations.
- I/O standard measurements are reflected in the IBIS model information except where the IBIS format precludes it.

For other capacitive loads, use the formulas below to calculate the corresponding T_{ioop} .

$$T_{ioop} = T_{ioop} + T_{opadjust} + (C_{load} - C_{sl}) * fl$$

Where:

 $T_{opadjust}$ is reported above in the Output Delay Adjustment section.

C_{load} is the capacitive load for the design.

Table 3: Delay Measurement Methodology

Standard	ν _L ⁽¹⁾	V _H ⁽¹⁾	Meas. Point	V _{REF} Typ ⁽²⁾
LVTTL	0	3	1.4	-
LVCMOS2	0	2.5	1.125	-
PCI33_5	Pe	er PCI Spec		-
PCl33_3	Pe	er PCI Spec		-
PCI66_3	Pe	er PCI Spec		-
GTL	V _{REF} -0.2	V _{REF} +0.2	V _{REF}	0.80
GTL+	V _{REF} -0.2	V _{REF} +0.2	V_{REF}	1.0
HSTL Class I	V _{REF} -0.5	V _{REF} +0.5	V_{REF}	0.75
HSTL Class III	V _{REF} -0.5	V _{REF} +0.5	V _{REF}	0.90
HSTL Class IV	V _{REF} -0.5	V _{REF} +0.5	V _{REF}	0.90
SSTL3 I & II	V _{REF} -1.0	V _{REF} +1.0	V _{REF}	1.5
SSTL2 I & II	V _{REF} -0.75	V _{REF} +0.75	V _{REF}	1.25
CTT	V _{REF} -0.2	V _{REF} +0.2	V _{REF}	1.5
AGP	V _{REF} – (0.2xV _{CCO})	V _{REF} + (0.2xV _{CCO})	V _{REF}	Per AGP Spec

- Input waveform switches between V_Land V_H.
- 2. Measurements are made at VREF (Typ), Maximum, and Minimum. Worst-case values are reported.
- I/O parameter measurements are made with the capacitance values shown in Table 2. See Application Note XAPP133 on www.xilinx.com for appropriate terminations.
- 4. I/O standard measurements are reflected in the IBIS model information except where the IBIS format precludes it.



I/O Standard Global Clock Input Adjustments

Description	Symbol	Standard ⁽¹⁾	Min	-6	-5	-4	Units
Data Input Delay Adjustments							
Standard-specific global clock input delay adjustments	T _{GPLVTTL}	LVTTL	0	0	0	0	ns, max
	T _{GPLVCMOS}	LVCMOS2	-0.02	-0.04	-0.04	-0.05	ns, max
	T _{GPPCl33_3}	PCI, 33 MHz, 3.3 V	-0.05	-0.11	-0.12	-0.14	ns, max
	T _{GPPCl33_5}	PCI, 33 MHz, 5.0 V	0.13	0.25	0.28	0.33	ns, max
	T _{GPPCl66_3}	PCI, 66 MHz, 3.3 V	-0.05	-0.11	-0.12	-0.14	ns, max
	T _{GPGTL}	GTL	0.7	0.8	0.9	0.9	ns, max
	T _{GPGTLP}	GTL+	0.7	0.8	0.8	0.8	ns, max
	T _{GPHSTL}	HSTL	0.7	0.7	0.7	0.7	ns, max
	T _{GPSSTL2}	SSTL2	0.6	0.52	0.51	0.50	ns, max
	T _{GPSSTL3}	SSTL3	0.6	0.6	0.55	0.54	ns, max
	T _{GPCTT}	СТТ	0.7	0.7	0.7	0.7	ns, max
	T _{GPAGP}	AGP	0.6	0.54	0.53	0.52	ns, max

^{1.} Input timing for GPLVTTL is measured at 1.4 V. For other I/O standards, see Table 3.



CLB SelectRAM Switching Characteristics

			Speed	Speed Grade			
Description	Symbol	Min	-6	-5	-4	Units	
Sequential Delays							
Clock CLK to X/Y outputs (WE active) 16 x 1 mode	T _{SHCKO16}	1.2	2.3	2.6	3.0	ns, max	
Clock CLK to X/Y outputs (WE active) 32 x 1 mode	T _{SHCKO32}	1.2	2.7	3.1	3.5	ns, max	
Shift-Register Mode							
Clock CLK to X/Y outputs	T _{REG}	1.2	3.7	4.1	4.7	ns, max	
Setup and Hold Times before/after Clock CLK ⁽¹⁾		Se	tup Time /	Hold Time	T.	·	
F/G address inputs	T _{AS} /T _{AH}	0.25 / 0	0.5 / 0	0.6 / 0	0.7 / 0	ns, min	
BX/BY data inputs (DIN)	T _{DS} /T _{DH}	0.34 / 0	0.7 / 0	0.8 / 0	0.9 / 0	ns, min	
CE input (WE)	T _{WS} /T _{WH}	0.38 / 0	0.8 / 0	0.9 / 0	1.0 / 0	ns, min	
Shift-Register Mode		1		,	1	1	
BX/BY data inputs (DIN)	T _{SHDICK}	0.34	0.7	0.8	0.9	ns, min	
CE input (WS)	T _{SHCECK}	0.38	0.8	0.9	1.0	ns, min	
Clock CLK		-			1	-	
Minimum Pulse Width, High	T _{WPH}	1.2	2.4	2.7	3.1	ns, min	
Minimum Pulse Width, Low	T _{WPL}	1.2	2.4	2.7	3.1	ns, min	
Minimum clock period to meet address write cycle time	T _{WC}	2.4	4.8	5.4	6.2	ns, min	
Shift-Register Mode							
Minimum Pulse Width, High	T _{SRPH}	1.2	2.4	2.7	3.1	ns, min	
Minimum Pulse Width, Low	T _{SRPL}	1.2	2.4	2.7	3.1	ns, min	

^{1.} A Zero "0" Hold Time listing indicates no hold time or a negative hold time. Negative values can not be guaranteed "best-case", but if a "0" is listed, there is no positive hold time.



DLL Timing Parameters

All devices are 100 percent functionally tested. Because of the difficulty in directly measuring many internal timing parameters, those parameters are derived from benchmark timing patterns. The following guidelines reflect worst-case values across the recommended operating conditions.

		Speed Grade						
		-	-6		-5 -4		4	
Description	Symbol	Min	Max	Min	Max	Min	Max	Units
Input Clock Frequency (CLKDLLHF)	FCLKINHF	60	200	60	180	60	180	MHz
Input Clock Frequency (CLKDLL)	FCLKINLF	25	100	25	90	25	90	MHz
Input Clock Pulse Width (CLKDLLHF)	T _{DLLPWHF}	2.0	-	2.4	-	2.4	-	ns
Input Clock Pulse Width (CLKDLL)	T _{DLLPWLF}	2.5	-	3.0		3.0	-	ns

Notes:

DLL Clock Tolerance, Jitter, and Phase Information

All DLL output jitter and phase specifications determined through statistical measurement at the package pins using a clock mirror configuration and matched drivers.

			CLKDLLHF		CLKDLL		
Description	Symbol	F _{CLKIN}	Min	Max	Min	Max	Units
Input Clock Period Tolerance	T _{IPTOL}		-	1.0	-	1.0	ns
Input Clock Jitter Tolerance (Cycle to Cycle)	T _{IJITCC}		-	± 150	-	± 300	ps
Time Required for DLL to Acquire Lock	T _{LOCK}	> 60 MHz	ı	20	-	20	μs
		50 - 60 MHz	ı	-	-	25	μs
		40 - 50 MHz	ı	-	-	50	μs
		30 - 40 MHz	ı	-	-	90	μs
		25 - 30 MHz	ı	-	-	120	μs
Output Jitter (cycle-to-cycle) for any DLL Clock Output (1)	T _{OJITCC}			± 60		± 60	ps
Phase Offset between CLKIN and CLKO ⁽²⁾	T _{PHIO}			± 100		± 100	ps
Phase Offset between Clock Outputs on the DLL ⁽³⁾	T _{PHOO}			± 140		± 140	ps
Maximum Phase Difference between CLKIN and CLKO ⁽⁴⁾	T _{PHIOM}			± 160		± 160	ps
Maximum Phase Difference between Clock Outputs on the DLL (5)	T _{PHOOM}			± 200		± 200	ps

- 1. Output Jitter is cycle-to-cycle jitter measured on the DLL output clock, excluding input clock jitter.
- 2. Phase Offset between CLKIN and CLKO is the worst-case fixed time difference between rising edges of CLKIN and CLKO, excluding Output Jitter and input clock jitter.
- Phase Offset between Clock Outputs on the DLL is the worst-case fixed time difference between rising edges of any two DLL outputs, excluding Output Jitter and input clock jitter.
- 4. Maximum Phase Difference between CLKIN an CLKO is the sum of Output Jitter and Phase Offset between CLKIN and CLKO, or the greatest difference between CLKIN and CLKO rising edges due to DLL alone (excluding input clock jitter).
- Maximum Phase Difference between Clock Outputs on the DLL is the sum of Output Jitter and Phase Offset between any DLL
 clock outputs, or the greatest difference between any two DLL output rising edges sue to DLL alone (excluding input clock jitter).
- 6. All specifications correspond to Commercial Operating Temperatures (0°C to +85°C).

^{1.} All specifications correspond to Commercial Operating Temperatures (0°C to + 85°C).



Table 2: Virtex Pinout Tables (Chip-Scale and QFP Packages) (Continued)

Pin Name	Device	CS144	TQ144	PQ/HQ240
V _{REF} , Bank 6	XCV50	H2, K1	116, 123	36, 50
(V _{REF} pins are listed	XCV100/150	+ J3	+ 118	+ 47
incrementally. Connect all pins listed for both	XCV200/300	N/A	N/A	+ 54
the required device	XCV400	N/A	N/A	+ 33
and all smaller devices listed in the same	XCV600	N/A	N/A	+ 48
package.)	XCV800	N/A	N/A	+ 40
Within each bank, if input reference voltage is not required, all V _{REF} pins are general I/O.				
V _{REF} , Bank 7	XCV50	D4, E1	133, 140	9, 23
(V _{REF} pins are listed	XCV100/150	+ D2	+ 138	+ 12
incrementally. Connect all pins listed for both	XCV200/300	N/A	N/A	+ 5
the required device	XCV400	N/A	N/A	+ 26
and all smaller devices listed in the same	XCV600	N/A	N/A	+ 11
package.)	XCV800	N/A	N/A	+ 19
Within each bank, if input reference voltage is not required, all V _{REF} pins are general I/O.				
GND	All	A1, B9, B11, C7, D5, E4, E11, F1, G10, J1, J12, L3, L5, L7, L9, N12	9, 18, 26, 35, 46, 54, 64, 75, 83, 91, 100, 111, 120, 129, 136, 144,	1, 8, 14, 22, 29, 37, 45, 51, 59, 69, 75, 83, 91, 98, 106, 112, 119, 129, 135, 143, 151, 158, 166, 172, 182, 190, 196, 204, 211, 219, 227, 233




Table 4: Virtex Pinout Tables (Fine-Pitch BGA) (Continued)

Pin Name	Device	FG256	FG456	FG676	FG680
V _{CCINT}	All	C3, C14, D4, D13, E5, E12, M5, M12, N4, N13, P3, P14	E5, E18, F6, F17, G7, G8, G9, G14, G15, G16, H7, H16, J7, J16, P7, P16, R7, R16, T7, T8, T9, T14, T15, T16, U6, U17, V5, V18	G7, G20, H8, H19, J9, J10, J11, J16, J17, J18, K9, K18, L9, L18, T9, T18, U9, U18, V9, V10, V11, V16, V17, V18, W8, W19, Y7, Y20	AD5, AD35, AE5, AE35, AL5, AL35, AM5, AM35, AR8, AR9, AR15, AR16, AR24, AR25, AR31, AR32, E8, E9, E15, E16, E24, E25, E31, E32, H5, H35, J5, J35, R5, R35, T5, T35
V _{CCO} , Bank 0	All	E8, F8	F7, F8, F9, F10 G10, G11	H9, H10, H11, H12, J12, J13	E26, E27, E29, E30, E33, E34
V _{CCO} , Bank 1	All	E9, F9	F13, F14, F15, F16, G12, G13	H15, H16, H17, H18, J14, J15	E6, E7, E10, E11, E13, E14
V _{CCO} , Bank 2	All	H11, H12	G17, H17, J17, K16, K17, L16	J19, K19, L19, M18, M19, N18	F5, G5, K5, L5, N5, P5
V _{CCO} , Bank 3	All	J11, J12	M16, N16, N17, P17, R17, T17	P18, R18, R19, T19, U19, V19	AF5, AG5, AN5, AK5, AJ5, AP5
V _{CCO} , Bank 4	All	L9. M9	T12, T13, U13, U14, U15, U16,	V14, V15, W15, W16, W17, W18	AR6, AR7, AR10, AR11, AR13, AR14
V _{CCO} , Bank 5	All	L8, M8	T10, T11, U7, U8, U9, U10	V12, V13, W9,W10, W11, W12	AR26, AR27, AR29, AR30, AR33, AR34
V _{CCO} , Bank 6	All	J5, J6	M7, N6, N7, P6, R6, T6	P9, R8, R9, T8, U8, V8	AF35, AG35, AJ35, AK35, AN35, AP35
V _{CCO} , Bank 7	All	H5, H6	G6, H6, J6, K6, K7, L7	J8, K8, L8, M8, M9, N9	F35, G35, K35, L35, N35, P35
V _{REF} Bank 0	XCV50	B4, B7	N/A	N/A	N/A
(VREF pins are listed	XCV100/150	+ C6	A9, C6, E8	N/A	N/A
incrementally. Connect all pins listed for both	XCV200/300	+ A3	+ B4	N/A	N/A
the required device and all smaller devices listed in the same	XCV400	N/A	N/A	A12, C11, D6, E8, G10	
package.) Within each bank, if	XCV600	N/A	N/A	+ B7	A33, B28, B30, C23, C24, D33
input reference voltage	XCV800	N/A	N/A	+ B10	+ A26
is not required, all V _{REF} pins are general I/O.	XCV1000	N/A	N/A	N/A	+ D34



BG432 Pin Function Diagram



DS003_21_100300

Figure 6: BG432 Pin Function Diagram



FG680 Pin Function Diagram




Figure 11: FG680 Pin Function Diagram