



Welcome to [E-XFL.COM](https://www.e-xfl.com)

### Understanding [Embedded - FPGAs \(Field Programmable Gate Array\)](#)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

### Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications,

#### Details

|                                |   |
|--------------------------------|---|
| Product Status                 | Obsolete  |
| Number of LABs/CLBs            | 600   |
| Number of Logic Elements/Cells | 2700  |
| Total RAM Bits                 | 40960   |
| Number of I/O                  | 180   |
| Number of Gates                | 108904  |
| Voltage - Supply               | 2.375V ~ 2.625V   |
| Mounting Type                  | Surface Mount   |
| Operating Temperature          | 0°C ~ 85°C (TJ)   |
| Package / Case                 | 256-BBGA  |
| Supplier Device Package        | 256-PBGA (27x27)  |
| Purchase URL                   | <a href="https://www.e-xfl.com/product-detail/xilinx/xcv100-6bg256c">https://www.e-xfl.com/product-detail/xilinx/xcv100-6bg256c</a> |

### Virtex Device/Package Combinations and Maximum I/O

Table 3: Virtex Family Maximum User I/O by Device/Package (Excluding Dedicated Clock Pins)

| Package | XCV50 | XCV100 | XCV150 | XCV200 | XCV300 | XCV400 | XCV600 | XCV800 | XCV1000 |
|---------|-------|--------|--------|--------|--------|--------|--------|--------|---------|
| CS144   | 94    | 94     |        |        |        |        |        |        |         |
| TQ144   | 98    | 98     |        |        |        |        |        |        |         |
| PQ240   | 166   | 166    | 166    | 166    | 166    |        |        |        |         |
| HQ240   |       |        |        |        |        | 166    | 166    | 166    |         |
| BG256   | 180   | 180    | 180    | 180    |        |        |        |        |         |
| BG352   |       |        | 260    | 260    | 260    |        |        |        |         |
| BG432   |       |        |        |        | 316    | 316    | 316    | 316    |         |
| BG560   |       |        |        |        |        | 404    | 404    | 404    | 404     |
| FG256   | 176   | 176    | 176    | 176    |        |        |        |        |         |
| FG456   |       |        | 260    | 284    | 312    |        |        |        |         |
| FG676   |       |        |        |        |        | 404    | 444    | 444    |         |
| FG680   |       |        |        |        |        |        | 512    | 512    | 512     |

### Virtex Ordering Information



Figure 1: Virtex Ordering Information


## Revision History

| Date        | Version | Revision  |
|-------------|---------|---|
| 11/98       | 1.0     | Initial Xilinx release.   |
| 01/99-02/99 | 1.2-1.3 | Both versions updated package drawings and specs.   |
| 05/99       | 1.4     | Addition of package drawings and specifications.  |
| 05/99       | 1.5     | Replaced FG 676 & FG680 package drawings.   |
| 07/99       | 1.6     | Changed Boundary Scan Information and changed Figure 11, Boundary Scan Bit Sequence. Updated IOB Input & Output delays. Added Capacitance info for different I/O Standards. Added 5 V tolerant information. Added DLL Parameters and waveforms and new Pin-to-pin Input and Output Parameter tables for Global Clock Input to Output and Setup and Hold. Changed Configuration Information including Figures 12, 14, 17 & 19. Added device-dependent listings for quiescent currents ICCINTQ and ICCOQ. Updated IOB Input and Output Delays based on default standard of LVTTTL, 12 mA, Fast Slew Rate. Added IOB Input Switching Characteristics Standard Adjustments. |
| 09/99       | 1.7     | Speed grade update to preliminary status, Power-on specification and Clock-to-Out Minimums additions, "0" hold time listing explanation, quiescent current listing update, and Figure 6 ADDRA input label correction. Added $T_{IJITCC}$ parameter, changed $T_{OJIT}$ to $T_{OPHASE}$ .  |
| 01/00       | 1.8     | Update to speed.txt file 1.96. Corrections for CRs 111036, 111137, 112697, 115479, 117153, 117154, and 117612. Modified notes for Recommended Operating Conditions (voltage and temperature). Changed Bank information for $V_{CCO}$ in CS144 package on p.43.  |
| 01/00       | 1.9     | Updated DLL Jitter Parameter table and waveforms, added Delay Measurement Methodology table for different I/O standards, changed buffered Hex line info and Input/Output Timing measurement notes.  |
| 03/00       | 2.0     | New TBCKO values; corrected FG680 package connection drawing; new note about status of CCLK pin after configuration.  |
| 05/00       | 2.1     | Modified "Pins not listed..." statement. Speed grade update to Final status.  |
| 05/00       | 2.2     | Modified Table 18.  |
| 09/00       | 2.3     | <ul style="list-style-type: none"> <li>Added XCV400 values to table under <b>Minimum Clock-to-Out for Virtex Devices</b>.</li> <li>Corrected Units column in table under <b>IOB Input Switching Characteristics</b>.</li> <li>Added values to table under <b>CLB SelectRAM Switching Characteristics</b>.</li> </ul>  |
| 10/00       | 2.4     | <ul style="list-style-type: none"> <li>Corrected Pinout information for devices in the BG256, BG432, and BG560 packages in Table 18.</li> <li>Corrected <b>BG256 Pin Function Diagram</b>.</li> </ul>   |
| 04/01       | 2.5     | <ul style="list-style-type: none"> <li>Revised minimums for <b>Global Clock Set-Up and Hold for LVTTTL Standard, with DLL</b>.</li> <li>Converted file to modularized format. See <b>Virtex Data Sheet</b> section.</li> </ul>  |
| 03/13       | 4.0     | The products listed in this data sheet are obsolete. See <a href="#">XCN10016</a> for further information.  |

## Virtex Data Sheet

The Virtex Data Sheet contains the following modules:

- DS003-1, Virtex 2.5V FPGAs:  
Introduction and Ordering Information (Module 1)
- DS003-2, Virtex 2.5V FPGAs:  
Functional Description (Module 2)
- DS003-3, Virtex 2.5V FPGAs:  
DC and Switching Characteristics (Module 3)
- DS003-4, Virtex 2.5V FPGAs:  
Pinout Tables (Module 4)



ds022\_02\_091300

Figure 2: Virtex Input/Output Block (IOB)

Table 1: Supported Select I/O Standards

| I/O Standard       | Input Reference Voltage ( $V_{REF}$ ) | Output Source Voltage ( $V_{CCO}$ ) | Board Termination Voltage ( $V_{TT}$ ) | 5 V Tolerant |
|--------------------|---------------------------------------|-------------------------------------|--|--------------|
| LVTTL 2 – 24 mA    | N/A                                   | 3.3                                 | N/A                                    | Yes          |
| LVC MOS2           | N/A                                   | 2.5                                 | N/A                                    | Yes          |
| PCI, 5 V           | N/A                                   | 3.3                                 | N/A                                    | Yes          |
| PCI, 3.3 V         | N/A                                   | 3.3                                 | N/A                                    | No           |
| GTL                | 0.8                                   | N/A                                 | 1.2                                    | No           |
| GTL+               | 1.0                                   | N/A                                 | 1.5                                    | No           |
| HSTL Class I       | 0.75                                  | 1.5                                 | 0.75                                   | No           |
| HSTL Class III     | 0.9                                   | 1.5                                 | 1.5                                    | No           |
| HSTL Class IV      | 0.9                                   | 1.5                                 | 1.5                                    | No           |
| SSTL3 Class I & II | 1.5                                   | 3.3                                 | 1.5                                    | No           |
| SSTL2 Class I & II | 1.25                                  | 2.5                                 | 1.25                                   | No           |
| CTT                | 1.5                                   | 3.3                                 | 1.5                                    | No           |
| AGP                | 1.32                                  | 3.3                                 | N/A                                    | No           |




Figure 5: Detailed View of Virtex Slice

### Additional Logic

The F5 multiplexer in each slice combines the function generator outputs. This combination provides either a function generator that can implement any 5-input function, a 4:1 multiplexer, or selected functions of up to nine inputs.

Similarly, the F6 multiplexer combines the outputs of all four function generators in the CLB by selecting one of the F5-multiplexer outputs. This permits the implementation of any 6-input function, an 8:1 multiplexer, or selected functions of up to 19 inputs.

Each CLB has four direct feedthrough paths, one per LC. These paths provide extra data input or additional local routing that does not consume logic resources.

### Arithmetic Logic

Dedicated carry logic provides fast arithmetic carry capability for high-speed arithmetic functions. The Virtex CLB supports two separate carry chains, one per Slice. The height of the carry chains is two bits per CLB.

The arithmetic logic includes an XOR gate that allows a 1-bit full adder to be implemented within an LC. In addition, a dedicated AND gate improves the efficiency of multiplier implementation.

The dedicated carry path can also be used to cascade function generators for implementing wide logic functions.

### BUFTs

Each Virtex CLB contains two 3-state drivers (BUFTs) that can drive on-chip busses. See **Dedicated Routing**, page 7. Each Virtex BUFT has an independent 3-state control pin and an independent input pin.

### Block SelectRAM

Virtex FPGAs incorporate several large block SelectRAM memories. These complement the distributed LUT SelectRAMs that provide shallow RAM structures implemented in CLBs.

Block SelectRAM memory blocks are organized in columns. All Virtex devices contain two such columns, one along each vertical edge. These columns extend the full height of the chip. Each memory block is four CLBs high, and consequently, a Virtex device 64 CLBs high contains 16 memory blocks per column, and a total of 32 blocks.

**Table 3** shows the amount of block SelectRAM memory that is available in each Virtex device.

Table 3: Virtex Block SelectRAM Amounts

| Device  | # of Blocks | Total Block SelectRAM Bits |
|---------|-------------|----------------------------|
| XCV50   | 8           | 32,768                     |
| XCV100  | 10          | 40,960                     |
| XCV150  | 12          | 49,152                     |
| XCV200  | 14          | 57,344                     |
| XCV300  | 16          | 65,536                     |
| XCV400  | 20          | 81,920                     |
| XCV600  | 24          | 98,304                     |
| XCV800  | 28          | 114,688                    |
| XCV1000 | 32          | 131,072                    |

ers with a common user interface regardless of their choice of entry and verification tools. The XDM software simplifies the selection of implementation options with pull-down menus and on-line help.

Application programs ranging from schematic capture to Placement and Routing (PAR) can be accessed through the XDM software. The program command sequence is generated prior to execution, and stored for documentation.

Several advanced software features facilitate Virtex design. RPMs, for example, are schematic-based macros with relative location constraints to guide their placement. They help ensure optimal implementation of common functions.

For HDL design entry, the Xilinx FPGA Foundation development system provides interfaces to the following synthesis design environments.

- Synopsys (FPGA Compiler, FPGA Express)
- Exemplar (Spectrum)
- Synplicity (Synplify)

For schematic design entry, the Xilinx FPGA Foundation and alliance development system provides interfaces to the following schematic-capture design environments.

- Mentor Graphics V8 (Design Architect, QuickSim II)
- Viewlogic Systems (Viewdraw)

Third-party vendors support many other environments.

A standard interface-file specification, Electronic Design Interchange Format (EDIF), simplifies file transfers into and out of the development system.

Virtex FPGAs supported by a unified library of standard functions. This library contains over 400 primitives and macros, ranging from 2-input AND gates to 16-bit accumulators, and includes arithmetic functions, comparators, counters, data registers, decoders, encoders, I/O functions, latches, Boolean functions, multiplexers, shift registers, and barrel shifters.

The “soft macro” portion of the library contains detailed descriptions of common logic functions, but does not contain any partitioning or placement information. The performance of these macros depends, therefore, on the partitioning and placement obtained during implementation.

RPMs, on the other hand, do contain predetermined partitioning and placement information that permits optimal implementation of these functions. Users can create their own library of soft macros or RPMs based on the macros and primitives in the standard library.

The design environment supports hierarchical design entry, with high-level schematics that comprise major functional blocks, while lower-level schematics define the logic in these blocks. These hierarchical design elements are automatically combined by the implementation tools. Different design entry tools can be combined within a hierarchical

design, thus allowing the most convenient entry method to be used for each portion of the design.

## Design Implementation

The place-and-route tools (PAR) automatically provide the implementation flow described in this section. The partitioner takes the EDIF net list for the design and maps the logic into the architectural resources of the FPGA (CLBs and IOBs, for example). The placer then determines the best locations for these blocks based on their interconnections and the desired performance. Finally, the router interconnects the blocks.

The PAR algorithms support fully automatic implementation of most designs. For demanding applications, however, the user can exercise various degrees of control over the process. User partitioning, placement, and routing information is optionally specified during the design-entry process. The implementation of highly structured designs can benefit greatly from basic floor planning.

The implementation software incorporates Timing Wizard® timing-driven placement and routing. Designers specify timing requirements along entire paths during design entry. The timing path analysis routines in PAR then recognize these user-specified requirements and accommodate them.

Timing requirements are entered on a schematic in a form directly relating to the system requirements, such as the targeted clock frequency, or the maximum allowable delay between two registers. In this way, the overall performance of the system along entire signal paths is automatically tailored to user-generated specifications. Specific timing information for individual nets is unnecessary.

## Design Verification

In addition to conventional software simulation, FPGA users can use in-circuit debugging techniques. Because Xilinx devices are infinitely reprogrammable, designs can be verified in real time without the need for extensive sets of software simulation vectors.

The development system supports both software simulation and in-circuit debugging techniques. For simulation, the system extracts the post-layout timing information from the design database, and back-annotates this information into the net list for use by the simulator. Alternatively, the user can verify timing-critical portions of the design using the TRACE® static timing analyzer.

For in-circuit debugging, the development system includes a download and readback cable. This cable connects the FPGA in the target system to a PC or workstation. After downloading the design into the FPGA, the designer can single-step the logic, readback the contents of the flip-flops, and so observe the internal logic state. Simple modifications can be downloaded into the system in a matter of minutes.



## Configuration

Virtex devices are configured by loading configuration data into the internal configuration memory. Some of the pins used for this are dedicated configuration pins, while others can be re-used as general purpose inputs and outputs once configuration is complete.

The following are dedicated pins:

- Mode pins (M2, M1, M0)
- Configuration clock pin (CCLK)
- $\overline{\text{PROGRAM}}$  pin
- DONE pin
- Boundary-scan pins (TDI, TDO, TMS, TCK)

Depending on the configuration mode chosen, CCLK can be an output generated by the FPGA, or it can be generated externally and provided to the FPGA as an input. The  $\overline{\text{PROGRAM}}$  pin must be pulled High prior to reconfiguration.

Note that some configuration pins can act as outputs. For correct operation, these pins can require a  $V_{\text{CCO}}$  of 3.3 V to permit LVTTTL operation. All the pins affected are in banks 2 or 3. The configuration pins needed for SelectMap (CS, Write) are located in bank 1.

Table 7: Configuration Codes

| Configuration Mode | M2 | M1 | M0 | CCLK Direction | Data Width | Serial D <sub>out</sub> | Configuration Pull-ups |
|--------------------|----|----|----|----------------|------------|-------------------------|------------------------|
| Master-serial mode | 0  | 0  | 0  | Out            | 1          | Yes                     | No                     |
| Boundary-scan mode | 1  | 0  | 1  | N/A            | 1          | No                      | No                     |
| SelectMAP mode     | 1  | 1  | 0  | In             | 8          | No                      | No                     |
| Slave-serial mode  | 1  | 1  | 1  | In             | 1          | Yes                     | No                     |
| Master-serial mode | 1  | 0  | 0  | Out            | 1          | Yes                     | Yes                    |
| Boundary-scan mode | 0  | 0  | 1  | N/A            | 1          | No                      | Yes                    |
| SelectMAP mode     | 0  | 1  | 0  | In             | 8          | No                      | Yes                    |
| Slave-serial mode  | 0  | 1  | 1  | In             | 1          | Yes                     | Yes                    |

### Slave-Serial Mode

In slave-serial mode, the FPGA receives configuration data in bit-serial form from a serial PROM or other source of serial configuration data. The serial bitstream must be setup at the DIN input pin a short time before each rising edge of an externally generated CCLK.

For more information on serial PROMs, see the PROM data sheet at:

<http://www.xilinx.com/bvdocs/publications/ds026.pdf>.

Multiple FPGAs can be daisy-chained for configuration from a single source. After a particular FPGA has been configured, the data for the next device is routed to the DOUT pin. The data on the DOUT pin changes on the rising edge of CCLK.

The change of DOUT on the rising edge of CCLK differs from previous families, but does not cause a problem for

After Virtex devices are configured, unused IOBs function as 3-state OBUFTs with weak pull downs. For a more detailed description than that given below, see the XAPP138, Virtex Configuration and Readback.

## Configuration Modes

Virtex supports the following four configuration modes.

- Slave-serial mode
- Master-serial mode
- SelectMAP mode
- Boundary-scan mode

The Configuration mode pins (M2, M1, M0) select among these configuration modes with the option in each case of having the IOB pins either pulled up or left floating prior to configuration. The selection codes are listed in Table 7.

Configuration through the boundary-scan port is always available, independent of the mode selection. Selecting the boundary-scan mode simply turns off the other modes. The three mode pins have internal pull-up resistors, and default to a logic High if left unconnected. However, it is recommended to drive the configuration mode pins externally.

mixed configuration chains. This change was made to improve serial configuration rates for Virtex-only chains.

Figure 12 shows a full master/slave system. A Virtex device in slave-serial mode should be connected as shown in the third device from the left.

Slave-serial mode is selected by applying <111> or <011> to the mode pins (M2, M1, M0). A weak pull-up on the mode pins makes slave-serial the default mode if the pins are left unconnected. However, it is recommended to drive the configuration mode pins externally. Figure 13 shows slave-serial mode programming switching characteristics.

Table 8 provides more detail about the characteristics shown in Figure 13. Configuration must be delayed until the  $\overline{\text{INIT}}$  pins of all daisy-chained FPGAs are High.




Figure 17: SelectMAP Flowchart for Write Operation

### Abort

During a given assertion of  $\overline{CS}$ , the user cannot switch from a write to a read, or vice-versa. This action causes the current packet command to be aborted. The device will remain BUSY until the aborted operation has completed. Following an abort, data is assumed to be unaligned to word boundar-

ies, and the FPGA requires a new synchronization word prior to accepting any new packets.

To initiate an abort during a write operation, de-assert  $\overline{WRITE}$ . At the rising edge of CCLK, an abort is initiated, as shown in Figure 18.





Figure 18: SelectMAP Write Abort Waveforms

## Boundary-Scan Mode

In the boundary-scan mode, configuration is done through the IEEE 1149.1 Test Access Port. Note that the PROGRAM pin must be pulled High prior to reconfiguration. A Low on the PROGRAM pin resets the TAP controller and no JTAG operations can be performed.

Configuration through the TAP uses the CFG\_IN instruction. This instruction allows data input on TDI to be converted into data packets for the internal configuration bus.

The following steps are required to configure the FPGA through the boundary-scan port (when using TCK as a start-up clock).

1. Load the CFG\_IN instruction into the boundary-scan instruction register (IR)
2. Enter the Shift-DR (SDR) state
3. Shift a configuration bitstream into TDI
4. Return to Run-Test-Idle (RTI)
5. Load the JSTART instruction into IR
6. Enter the SDR state
7. Clock TCK through the startup sequence
8. Return to RTI

Configuration and readback via the TAP is always available. The boundary-scan mode is selected by a <101> or 001> on the mode pins (M2, M1, M0). For details on TAP characteristics, refer to XAPP139.

## Configuration Sequence

The configuration of Virtex devices is a three-phase process. First, the configuration memory is cleared. Next, configuration data is loaded into the memory, and finally, the logic is activated by a start-up process.

Configuration is automatically initiated on power-up unless it is delayed by the user, as described below. The configuration process can also be initiated by asserting PROGRAM.

The end of the memory-clearing phase is signalled by INIT going High, and the completion of the entire process is signalled by DONE going High.

The power-up timing of configuration signals is shown in Figure 19. The corresponding timing characteristics are listed in Table 10.




Figure 19: Power-Up Timing Configuration Signals

Table 10: Power-up Timing Characteristics

| Description         | Symbol               | Value | Units   |
|---------------------|----------------------|-------|---------|
| Power-on Reset      | T <sub>POR</sub>     | 2.0   | ms, max |
| Program Latency     | T <sub>PL</sub>      | 100.0 | μs, max |
| CCLK (output) Delay | T <sub>ICCK</sub>    | 0.5   | μs, min |
|                     |                      | 4.0   | μs, max |
| Program Pulse Width | T <sub>PROGRAM</sub> | 300   | ns, min |

## Delaying Configuration

INIT can be held Low using an open-drain driver. An open-drain is required since INIT is a bidirectional open-drain pin that is held Low by the FPGA while the configuration memory is being cleared. Extending the time that the pin is Low causes the configuration sequencer to wait. Thus, configuration is delayed by preventing entry into the phase where data is loaded.

## Start-Up Sequence

The default Start-up sequence is that one CCLK cycle after DONE goes High, the global 3-state signal (GTS) is released. This permits device outputs to turn on as necessary.

One CCLK cycle later, the Global Set/Reset (GSR) and Global Write Enable (GWE) signals are released. This permits the internal storage elements to begin changing state in response to the logic and the user clock.

The relative timing of these events can be changed. In addition, the GTS, GSR, and GWE events can be made dependent on the DONE pins of multiple devices all going High, forcing the devices to start in synchronism. The sequence can also be paused at any stage until lock has been achieved on any or all DLLs.

## Data Stream Format

Virtex devices are configured by sequentially loading frames of data. Table 11 lists the total number of bits required to configure each device. For more detailed information, see application note XAPP151 “Virtex Configuration Architecture Advanced Users Guide”.

Table 11: Virtex Bit-Stream Lengths

| Device  | # of Configuration Bits |
|---------|-------------------------|
| XCV50   | 559,200                 |
| XCV100  | 781,216                 |
| XCV150  | 1,040,096               |
| XCV200  | 1,335,840               |
| XCV300  | 1,751,808               |
| XCV400  | 2,546,048               |
| XCV600  | 3,607,968               |
| XCV800  | 4,715,616               |
| XCV1000 | 6,127,744               |

## Readback

The configuration data stored in the Virtex configuration memory can be readback for verification. Along with the configuration data it is possible to readback the contents all flip-flops/latches, LUTRAMs, and block RAMs. This capability is used for real-time debugging.

For more detailed information, see Application Note XAPP138: *Virtex FPGA Series Configuration and Readback*, available online at [www.xilinx.com](http://www.xilinx.com).

## Revision History

| Date  | Version | Revision  |
|-------|---------|---|
| 11/98 | 1.0     | Initial Xilinx release.   |
| 01/99 | 1.2     | Updated package drawings and specs.   |
| 02/99 | 1.3     | Update of package drawings, updated specifications.   |
| 05/99 | 1.4     | Addition of package drawings and specifications.  |
| 05/99 | 1.5     | Replaced FG 676 & FG680 package drawings.   |
| 07/99 | 1.6     | Changed Boundary Scan Information and changed Figure 11, Boundary Scan Bit Sequence. Updated IOB Input & Output delays. Added Capacitance info for different I/O Standards. Added 5 V tolerant information. Added DLL Parameters and waveforms and new Pin-to-pin Input and Output Parameter tables for Global Clock Input to Output and Setup and Hold. Changed Configuration Information including Figures 12, 14, 17 & 19. Added device-dependent listings for quiescent currents ICCINTQ and ICCOQ. Updated IOB Input and Output Delays based on default standard of LVTTTL, 12 mA, Fast Slew Rate. Added IOB Input Switching Characteristics Standard Adjustments. |
| 09/99 | 1.7     | Speed grade update to preliminary status, Power-on specification and Clock-to-Out Minimums additions, “0” hold time listing explanation, quiescent current listing update, and Figure 6 ADDRA input label correction. Added T <sub>IJITCC</sub> parameter, changed T <sub>OJIT</sub> to T <sub>OPHASE</sub> .   |
| 01/00 | 1.8     | Update to speed.txt file 1.96. Corrections for CRs 111036, 111137, 112697, 115479, 117153, 117154, and 117612. Modified notes for Recommended Operating Conditions (voltage and temperature). Changed Bank information for V <sub>CCO</sub> in CS144 package on p.43.   |

## Virtex DC Characteristics

### Absolute Maximum Ratings

| Symbol      | Description <sup>(1)</sup>                      |                    |             | Units |
|-------------|---|--------------------|-------------|-------|
| $V_{CCINT}$ | Supply voltage relative to GND <sup>(2)</sup>   |                    | –0.5 to 3.0 | V     |
| $V_{CCO}$   | Supply voltage relative to GND <sup>(2)</sup>   |                    | –0.5 to 4.0 | V     |
| $V_{REF}$   | Input Reference Voltage                         |                    | –0.5 to 3.6 | V     |
| $V_{IN}$    | Input voltage relative to GND <sup>(3)</sup>    | Using $V_{REF}$    | –0.5 to 3.6 | V     |
|             |   | Internal threshold | –0.5 to 5.5 | V     |
| $V_{TS}$    | Voltage applied to 3-state output               |                    | –0.5 to 5.5 | V     |
| $V_{CC}$    | Longest Supply Voltage Rise Time from 1V-2.375V |                    | 50          | ms    |
| $T_{STG}$   | Storage temperature (ambient)                   |                    | –65 to +150 | °C    |
| $T_J$       | Junction temperature <sup>(4)</sup>             | Plastic Packages   | +125        | °C    |

#### Notes:

- Stresses beyond those listed under Absolute Maximum Ratings can cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those listed under Operating Conditions is not implied. Exposure to Absolute Maximum Ratings conditions for extended periods of time can affect device reliability.
- Power supplies can turn on in any order.
- For protracted periods (e.g., longer than a day),  $V_{IN}$  should not exceed  $V_{CCO}$  by more than 3.6 V.
- For soldering guidelines and thermal considerations, see the "Device Packaging" information on [www.xilinx.com](http://www.xilinx.com).

### Recommended Operating Conditions

| Symbol            | Description   |            | Min      | Max      | Units |
|-------------------|---|------------|----------|----------|-------|
| $V_{CCINT}^{(1)}$ | Input Supply voltage relative to GND, $T_J = 0\text{ °C to }+85\text{ °C}$    | Commercial | 2.5 – 5% | 2.5 + 5% | V     |
|                   | Input Supply voltage relative to GND, $T_J = -40\text{ °C to }+100\text{ °C}$ | Industrial | 2.5 – 5% | 2.5 + 5% | V     |
| $V_{CCO}^{(4)}$   | Supply voltage relative to GND, $T_J = 0\text{ °C to }+85\text{ °C}$          | Commercial | 1.4      | 3.6      | V     |
|                   | Supply voltage relative to GND, $T_J = -40\text{ °C to }+100\text{ °C}$       | Industrial | 1.4      | 3.6      | V     |
| $T_{IN}$          | Input signal transition time  |            |          | 250      | ns    |

#### Notes:

- Correct operation is guaranteed with a minimum  $V_{CCINT}$  of 2.375 V (Nominal  $V_{CCINT}$  –5%). Below the minimum value, all delay parameters increase by 3% for each 50-mV reduction in  $V_{CCINT}$  below the specified range.
- At junction temperatures above those listed as Operating Conditions, delay parameters do increase. Please refer to the TRCE report.
- Input and output measurement threshold is ~50% of  $V_{CC}$ .
- Min and Max values for  $V_{CCO}$  are I/O Standard dependant.

### Virtex Switching Characteristics

All devices are 100% functionally tested. Internal timing parameters are derived from measuring internal test patterns. Listed below are representative values. For more specific, more precise, and worst-case guaranteed data, use the values reported by the static timing analyzer (TRCE

in the Xilinx Development System) and back-annotated to the simulation net list. All timing parameters assume worst-case operating conditions (supply voltage and junction temperature). Values apply to all Virtex devices unless otherwise noted.

### IOB Input Switching Characteristics

Input delays associated with the pad are specified for LVTTTL levels. For other standards, adjust the delays with the values shown in , page 6.

| Description  | Device  | Symbol              | Speed Grade |     |     |     | Units   |
|--|---------|---------------------|-------------|-----|-----|-----|---------|
|  |         |                     | Min         | -6  | -5  | -4  |         |
| Propagation Delays                                 |         |                     |             |     |     |     |         |
| Pad to I output, no delay                          | All     | T <sub>IOPI</sub>   | 0.39        | 0.8 | 0.9 | 1.0 | ns, max |
| Pad to I output, with delay                        | XCV50   | T <sub>IOPID</sub>  | 0.8         | 1.5 | 1.7 | 1.9 | ns, max |
|  | XCV100  |                     | 0.8         | 1.5 | 1.7 | 1.9 | ns, max |
|  | XCV150  |                     | 0.8         | 1.5 | 1.7 | 1.9 | ns, max |
|  | XCV200  |                     | 0.8         | 1.5 | 1.7 | 1.9 | ns, max |
|  | XCV300  |                     | 0.8         | 1.5 | 1.7 | 1.9 | ns, max |
|  | XCV400  |                     | 0.9         | 1.8 | 2.0 | 2.3 | ns, max |
|  | XCV600  |                     | 0.9         | 1.8 | 2.0 | 2.3 | ns, max |
|  | XCV800  |                     | 1.1         | 2.1 | 2.4 | 2.7 | ns, max |
|  | XCV1000 |                     | 1.1         | 2.1 | 2.4 | 2.7 | ns, max |
| Pad to output IQ via transparent latch, no delay   | All     | T <sub>IOPLI</sub>  | 0.8         | 1.6 | 1.8 | 2.0 | ns, max |
| Pad to output IQ via transparent latch, with delay | XCV50   | T <sub>IOPLID</sub> | 1.9         | 3.7 | 4.2 | 4.8 | ns, max |
|  | XCV100  |                     | 1.9         | 3.7 | 4.2 | 4.8 | ns, max |
|  | XCV150  |                     | 2.0         | 3.9 | 4.3 | 4.9 | ns, max |
|  | XCV200  |                     | 2.0         | 4.0 | 4.4 | 5.1 | ns, max |
|  | XCV300  |                     | 2.0         | 4.0 | 4.4 | 5.1 | ns, max |
|  | XCV400  |                     | 2.1         | 4.1 | 4.6 | 5.3 | ns, max |
|  | XCV600  |                     | 2.1         | 4.2 | 4.7 | 5.4 | ns, max |
|  | XCV800  |                     | 2.2         | 4.4 | 4.9 | 5.6 | ns, max |
|  | XCV1000 |                     | 2.3         | 4.5 | 5.1 | 5.8 | ns, max |
| Sequential Delays                                  |         |                     |             |     |     |     |         |
| Clock CLK  | All     |                     |             |     |     |     |         |
| Minimum Pulse Width, High                          |         | T <sub>CH</sub>     | 0.8         | 1.5 | 1.7 | 2.0 | ns, min |
| Minimum Pulse Width, Low                           |         | T <sub>CL</sub>     | 0.8         | 1.5 | 1.7 | 2.0 | ns, min |
| Clock CLK to output IQ                             |         | T <sub>IOCKIQ</sub> | 0.2         | 0.7 | 0.7 | 0.8 | ns, max |

| Description   | Device  | Symbol                                       | Speed Grade            |         |         |         | Units   |
|---|---------|--|------------------------|---------|---------|---------|---------|
|   |         |  | Min                    | -6      | -5      | -4      |         |
| Setup and Hold Times with respect to Clock CLK at IOB input register <sup>(1)</sup> |         |  | Setup Time / Hold Time |         |         |         |         |
| Pad, no delay   | All     | T <sub>IO PICK</sub> /T <sub>IO ICKP</sub>   | 0.8 / 0                | 1.6 / 0 | 1.8 / 0 | 2.0 / 0 | ns, min |
| Pad, with delay   | XCV50   | T <sub>IO PICKD</sub> /T <sub>IO ICKPD</sub> | 1.9 / 0                | 3.7 / 0 | 4.1 / 0 | 4.7 / 0 | ns, min |
|   | XCV100  |  | 1.9 / 0                | 3.7 / 0 | 4.1 / 0 | 4.7 / 0 | ns, min |
|   | XCV150  |  | 1.9 / 0                | 3.8 / 0 | 4.3 / 0 | 4.9 / 0 | ns, min |
|   | XCV200  |  | 2.0 / 0                | 3.9 / 0 | 4.4 / 0 | 5.0 / 0 | ns, min |
|   | XCV300  |  | 2.0 / 0                | 3.9 / 0 | 4.4 / 0 | 5.0 / 0 | ns, min |
|   | XCV400  |  | 2.1 / 0                | 4.1 / 0 | 4.6 / 0 | 5.3 / 0 | ns, min |
|   | XCV600  |  | 2.1 / 0                | 4.2 / 0 | 4.7 / 0 | 5.4 / 0 | ns, min |
|   | XCV800  |  | 2.2 / 0                | 4.4 / 0 | 4.9 / 0 | 5.6 / 0 | ns, min |
|   | XCV1000 |  | 2.3 / 0                | 4.5 / 0 | 5.0 / 0 | 5.8 / 0 | ns, min |
| ICE input   | All     | T <sub>IO ICECK</sub> /T <sub>IO CKICE</sub> | 0.37/ 0                | 0.8 / 0 | 0.9 / 0 | 1.0 / 0 | ns, max |
| Set/Reset Delays  |         |  |                        |         |         |         |         |
| SR input (IFF, synchronous)   | All     | T <sub>IO SRCKI</sub>                        | 0.49                   | 1.0     | 1.1     | 1.3     | ns, max |
| SR input to IQ (asynchronous)   | All     | T <sub>IO SRIQ</sub>                         | 0.70                   | 1.4     | 1.6     | 1.8     | ns, max |
| GSR to output IQ  | All     | T <sub>GSRQ</sub>                            | 4.9                    | 9.7     | 10.9    | 12.5    | ns, max |

**Notes:**

1. A Zero "0" Hold Time listing indicates no hold time or a negative hold time. Negative values cannot be guaranteed "best-case", but if a "0" is listed, there is no positive hold time.
2. Input timing for LVTTTL is measured at 1.4 V. For other I/O standards, see [Table 3](#).

### IOB Output Switching Characteristics Standard Adjustments

Output delays terminating at a pad are specified for LVTTTL with 12 mA drive and fast slew rate. For other standards, adjust the delays by the values shown.

| Description  | Symbol                  | Standard <sup>(1)</sup> | Speed Grade |       |       |       | Unit<br>s |
|--|-------------------------|-------------------------|-------------|-------|-------|-------|-----------|
|  |                         |                         | Min         | -6    | -5    | -4    |           |
| Output Delay Adjustments   |                         |                         |             |       |       |       |           |
| Standard-specific adjustments for output delays terminating at pads (based on standard capacitive load, Csl) | T <sub>OLVTTL_S2</sub>  | LVTTL, Slow, 2 mA       | 4.2         | 14.7  | 15.8  | 17.0  | ns        |
|  | T <sub>OLVTTL_S4</sub>  | 4 mA                    | 2.5         | 7.5   | 8.0   | 8.6   | ns        |
|  | T <sub>OLVTTL_S6</sub>  | 6 mA                    | 1.8         | 4.8   | 5.1   | 5.6   | ns        |
|  | T <sub>OLVTTL_S8</sub>  | 8 mA                    | 1.2         | 3.0   | 3.3   | 3.5   | ns        |
|  | T <sub>OLVTTL_S12</sub> | 12 mA                   | 1.0         | 1.9   | 2.1   | 2.2   | ns        |
|  | T <sub>OLVTTL_S16</sub> | 16 mA                   | 0.9         | 1.7   | 1.9   | 2.0   | ns        |
|  | T <sub>OLVTTL_S24</sub> | 24 mA                   | 0.8         | 1.3   | 1.4   | 1.6   | ns        |
|  | T <sub>OLVTTL_F2</sub>  | LVTTL, Fast, 2mA        | 1.9         | 13.1  | 14.0  | 15.1  | ns        |
|  | T <sub>OLVTTL_F4</sub>  | 4 mA                    | 0.7         | 5.3   | 5.7   | 6.1   | ns        |
|  | T <sub>OLVTTL_F6</sub>  | 6 mA                    | 0.2         | 3.1   | 3.3   | 3.6   | ns        |
|  | T <sub>OLVTTL_F8</sub>  | 8 mA                    | 0.1         | 1.0   | 1.1   | 1.2   | ns        |
|  | T <sub>OLVTTL_F12</sub> | 12 mA                   | 0           | 0     | 0     | 0     | ns        |
|  | T <sub>OLVTTL_F16</sub> | 16 mA                   | −0.10       | −0.05 | −0.05 | −0.05 | ns        |
|  | T <sub>OLVTTL_F24</sub> | 24 mA                   | −0.10       | −0.20 | −0.21 | −0.23 | ns        |
|  | T <sub>OLVCMOS2</sub>   | LVC MOS2                | 0.10        | 0.10  | 0.11  | 0.12  | ns        |
|  | T <sub>OPCI33_3</sub>   | PCI, 33 MHz, 3.3 V      | 0.50        | 2.3   | 2.5   | 2.7   | ns        |
|  | T <sub>OPCI33_5</sub>   | PCI, 33 MHz, 5.0 V      | 0.40        | 2.8   | 3.0   | 3.3   | ns        |
|  | T <sub>OPCI66_3</sub>   | PCI, 66 MHz, 3.3 V      | 0.10        | −0.40 | −0.42 | −0.46 | ns        |
|  | T <sub>OGTL</sub>       | GTL                     | 0.6         | 0.50  | 0.54  | 0.6   | ns        |
|  | T <sub>OGTLP</sub>      | GTL+                    | 0.7         | 0.8   | 0.9   | 1.0   | ns        |
|  | T <sub>OHSTL_I</sub>    | HSTL I                  | 0.10        | −0.50 | −0.53 | −0.5  | ns        |
|  | T <sub>OHSTL_III</sub>  | HSTL III                | −0.10       | −0.9  | −0.9  | −1.0  | ns        |
|  | T <sub>OHSTL_IV</sub>   | HSTL IV                 | −0.20       | −1.0  | −1.0  | −1.1  | ns        |
|  | T <sub>OSSTL2_I</sub>   | SSTL2 I                 | −0.10       | −0.50 | −0.53 | −0.5  | ns        |
|  | T <sub>OSSTL2_II</sub>  | SSTL2 II                | −0.20       | −0.9  | −0.9  | −1.0  | ns        |
|  | T <sub>OSSTL3_I</sub>   | SSTL3 I                 | −0.20       | −0.50 | −0.53 | −0.5  | ns        |
|  | T <sub>OSSTL3_II</sub>  | SSTL3 II                | −0.30       | −1.0  | −1.0  | −1.1  | ns        |
|  | T <sub>OCTT</sub>       | CTT                     | 0           | −0.6  | −0.6  | −0.6  | ns        |
|  | T <sub>OAGP</sub>       | AGP                     | 0           | −0.9  | −0.9  | −1.0  | ns        |

#### Notes:

- Output timing is measured at 1.4 V with 35 pF external capacitive load for LVTTTL. For other I/O standards and different loads, see [Table 2](#) and [Table 3](#).

Table 2: Virtex Pinout Tables (Chip-Scale and QFP Packages) (Continued)

| Pin Name  | Device     | CS144   | TQ144  | PQ/HQ240   |
|---|------------|---|--|--|
| <b>V<sub>REF</sub> Bank 6</b><br>(V <sub>REF</sub> pins are listed incrementally. Connect all pins listed for both the required device and all smaller devices listed in the same package.)<br>Within each bank, if input reference voltage is not required, all V <sub>REF</sub> pins are general I/O. | XCV50      | H2, K1  | 116, 123   | 36, 50   |
|   | XCV100/150 | ... + J3  | ... + 118  | ... + 47   |
|   | XCV200/300 | N/A   | N/A  | ... + 54   |
|   | XCV400     | N/A   | N/A  | ... + 33   |
|   | XCV600     | N/A   | N/A  | ... + 48   |
|   | XCV800     | N/A   | N/A  | ... + 40   |
| <b>V<sub>REF</sub> Bank 7</b><br>(V <sub>REF</sub> pins are listed incrementally. Connect all pins listed for both the required device and all smaller devices listed in the same package.)<br>Within each bank, if input reference voltage is not required, all V <sub>REF</sub> pins are general I/O. | XCV50      | D4, E1  | 133, 140   | 9, 23  |
|   | XCV100/150 | ... + D2  | ... + 138  | ... + 12   |
|   | XCV200/300 | N/A   | N/A  | ... + 5  |
|   | XCV400     | N/A   | N/A  | ... + 26   |
|   | XCV600     | N/A   | N/A  | ... + 11   |
|   | XCV800     | N/A   | N/A  | ... + 19   |
| <b>GND</b>  | All        | A1, B9, B11, C7, D5, E4, E11, F1, G10, J1, J12, L3, L5, L7, L9, N12 | 9, 18, 26, 35, 46, 54, 64, 75, 83, 91, 100, 111, 120, 129, 136, 144, | 1, 8, 14, 22, 29, 37, 45, 51, 59, 69, 75, 83, 91, 98, 106, 112, 119, 129, 135, 143, 151, 158, 166, 172, 182, 190, 196, 204, 211, 219, 227, 233 |



Table 3: Virtex Pinout Tables (BGA) (Continued)

| Pin Name  | Device     | BG256     | BG352         | BG432              | BG560                   |
|---|------------|-----------|---------------|--------------------|-------------------------|
| V <sub>CCO</sub> , Bank 7   | All        | G4, H4    | G23, K26, N23 | A31, L28, L31      | C32, D33, K33, N32, T33 |
| V <sub>REF</sub> Bank 0<br>(VREF pins are listed incrementally. Connect all pins listed for both the required device and all smaller devices listed in the same package.)<br>Within each bank, if input reference voltage is not required, all VREF pins are general I/O. | XCV50      | A8, B4    | N/A           | N/A                | N/A                     |
|   | XCV100/150 | ... + A4  | A16, C19, C21 | N/A                | N/A                     |
|   | XCV200/300 | ... + A2  | ... + D21     | B19, D22, D24, D26 | N/A                     |
|   | XCV400     | N/A       | N/A           | ... + C18          | A19, D20, D26, E23, E27 |
|   | XCV600     | N/A       | N/A           | ... + C24          | ... + E24               |
|   | XCV800     | N/A       | N/A           | ... + B21          | ... + E21               |
|   | XCV1000    | N/A       | N/A           | N/A                | ... + D29               |
| V <sub>REF</sub> Bank 1<br>(VREF pins are listed incrementally. Connect all pins listed for both the required device and all smaller devices listed in the same package.)<br>Within each bank, if input reference voltage is not required, all VREF pins are general I/O. | XCV50      | A17, B12  | N/A           | N/A                | N/A                     |
|   | XCV100/150 | ... + B15 | B6, C9, C12   | N/A                | N/A                     |
|   | XCV200/300 | ... + B17 | ... + D6      | A13, B7, C6, C10   | N/A                     |
|   | XCV400     | N/A       | N/A           | ... + B15          | A6, D7, D11, D16, E15   |
|   | XCV600     | N/A       | N/A           | ... + D10          | ... + D10               |
|   | XCV800     | N/A       | N/A           | ... + B12          | ... + D13               |
|   | XCV1000    | N/A       | N/A           | N/A                | ... + E7                |
| V <sub>REF</sub> Bank 2<br>(VREF pins are listed incrementally. Connect all pins listed for both the required device and all smaller devices listed in the same package.)<br>Within each bank, if input reference voltage is not required, all VREF pins are general I/O. | XCV50      | C20, J18  | N/A           | N/A                | N/A                     |
|   | XCV100/150 | ... + F19 | E2, H2, M4    | N/A                | N/A                     |
|   | XCV200/300 | ... + G18 | ... + D2      | E2, G3, J2, N1     | N/A                     |
|   | XCV400     | N/A       | N/A           | ... + R3           | G5, H4, L5, P4, R1      |
|   | XCV600     | N/A       | N/A           | ... + H1           | ... + K5                |
|   | XCV800     | N/A       | N/A           | ... + M3           | ... + N5                |
|   | XCV1000    | N/A       | N/A           | N/A                | ... + B3                |

Table 3: Virtex Pinout Tables (BGA) (Continued)

| Pin Name  | Device     | BG256     | BG352            | BG432                  | BG560                        |
|---|------------|-----------|------------------|------------------------|------------------------------|
| <b>V<sub>REF</sub> Bank 3</b><br>(V <sub>REF</sub> pins are listed incrementally. Connect all pins listed for both the required device and all smaller devices listed in the same package.)<br>Within each bank, if input reference voltage is not required, all V <sub>REF</sub> pins are general I/O. | XCV50      | M18, V20  | N/A              | N/A                    | N/A                          |
|   | XCV100/150 | ... + R19 | R4, V4, Y3       | N/A                    | N/A                          |
|   | XCV200/300 | ... + P18 | ... + AC2        | V2, AB4, AD4, AF3      | N/A                          |
|   | XCV400     | N/A       | N/A              | ... + U2               | V4, W5, AD3, AE5, AK2        |
|   | XCV600     | N/A       | N/A              | ... + AC3              | ... + AF1                    |
|   | XCV800     | N/A       | N/A              | ... + Y3               | ... + AA4                    |
|   | XCV1000    | N/A       | N/A              | N/A                    | ... + AH4                    |
| <b>V<sub>REF</sub> Bank 4</b><br>(V <sub>REF</sub> pins are listed incrementally. Connect all pins listed for both the required device and all smaller devices listed in the same package.)<br>Within each bank, if input reference voltage is not required, all V <sub>REF</sub> pins are general I/O. | XCV50      | V12, Y18  | N/A              | N/A                    | N/A                          |
|   | XCV100/150 | ... + W15 | AC12, AE5, AE8,  | N/A                    | N/A                          |
|   | XCV200/300 | ... + V14 | ... + AE4        | AJ7, AL4, AL8, AL13    | N/A                          |
|   | XCV400     | N/A       | N/A              | ... + AK15             | AL7, AL10, AL16, AM4, AM14   |
|   | XCV600     | N/A       | N/A              | ... + AK8              | ... + AL9                    |
|   | XCV800     | N/A       | N/A              | ... + AJ12             | ... + AK13                   |
|   | XCV1000    | N/A       | N/A              | N/A                    | ... + AN3                    |
| <b>V<sub>REF</sub> Bank 5</b><br>(V <sub>REF</sub> pins are listed incrementally. Connect all pins listed for both the required device and all smaller devices listed in the same package.)<br>Within each bank, if input reference voltage is not required, all V <sub>REF</sub> pins are general I/O. | XCV50      | V9, Y3    | N/A              | N/A                    | N/A                          |
|   | XCV100/150 | ... + W6  | AC15, AC18, AD20 | N/A                    | N/A                          |
|   | XCV200/300 | ... + V7  | ... + AE23       | AJ18, AJ25, AK23, AK27 | N/A                          |
|   | XCV400     | N/A       | N/A              | ... + AJ17             | AJ18, AJ25, AL20, AL24, AL29 |
|   | XCV600     | N/A       | N/A              | ... + AL24             | ... + AM26                   |
|   | XCV800     | N/A       | N/A              | ... + AH19             | ... + AN23                   |
|   | XCV1000    | N/A       | N/A              | N/A                    | ... + AK28                   |
| <b>V<sub>REF</sub> Bank 6</b><br>(V <sub>REF</sub> pins are listed incrementally. Connect all pins listed for both the required device and all smaller devices listed in the same package.)<br>Within each bank, if input reference voltage is not required, all V <sub>REF</sub> pins are general I/O. | XCV50      | M2, R3    | N/A              | N/A                    | N/A                          |
|   | XCV100/150 | ... + T1  | R24, Y26, AA25,  | N/A                    | N/A                          |
|   | XCV200/300 | ... + T3  | ... + AD26       | V28, AB28, AE30, AF28  | N/A                          |
|   | XCV400     | N/A       | N/A              | ... + U28              | V29, Y32, AD31, AE29, AK32   |
|   | XCV600     | N/A       | N/A              | ... + AC28             | ... + AE31                   |
|   | XCV800     | N/A       | N/A              | ... + Y30              | ... + AA30                   |
|   | XCV1000    | N/A       | N/A              | N/A                    | ... + AH30                   |

Table 4: Virtex Pinout Tables (Fine-Pitch BGA) (Continued)

| Pin Name  | Device | FG256 | FG456  | FG676  | FG680 |
|---|--------|-------|--|--|-------|
| No Connect<br>(No-connect pins are listed incrementally. All pins listed for both the required device and all larger devices listed in the same package are no connects.) | XCV800 | N/A   | N/A  | A2, A3, A15, A25, B1, B6, B11, B16, B21, B24, B26, C1, C2, C25, C26, F2, F6, F21, F25, L2, L25, N25, P2, T2, T25, AA2, AA6, AA21, AA25, AD1, AD2, AD25, AE1, AE3, AE6, AE11, AE14, AE16, AE21, AE24, AE26, AF2, AF24, AF25 | N/A   |
|   | XCV600 | N/A   | N/A  | same as above  | N/A   |
|   | XCV400 | N/A   | N/A  | ... + A9, A10, A13, A16, A24, AC1, AC25, AE12, AE15, AF3, AF10, AF11, AF13, AF14, AF16, AF18, AF23, B4, B12, B13, B15, B17, D1, D25, H26, J1, K26, L1, M1, M25, N1, N26, P1, P26, R2, R26, T1, T26, U26, V1                | N/A   |
|   | XCV300 | N/A   | D4, D19, W4, W19   | N/A  | N/A   |
|   | XCV200 | N/A   | ... + A2, A6, A12, B11, B16, C2, D1, D18, E17, E19, G2, G22, L2, L19, M2, M21, R3, R20, U3, U18, Y22, AA1, AA3, AA11, AA16, AB7, AB12, AB21, | N/A  | N/A   |
|   | XCV150 | N/A   | ... + A13, A14, C8, C9, E13, F11, H21, J1, J4, K2, K18, K19, M17, N1, P1, P5, P22, R22, W13, W15, AA9, AA10, AB8, AB14                       | N/A  | N/A   |

## TQ144 Pin Function Diagram





Figure 2: TQ144 Pin Function Diagram



## FG676 Pin Function Diagram

FG676  
(Top view)

fg676a

Figure 10: FG676 Pin Function Diagram

## Notes:

Packages FG456 and FG676 are layout compatible.