



Welcome to **E-XFL.COM**

Understanding <u>Embedded - FPGAs (Field Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

| Details | |
|--------------------------------|--|
| Product Status | Obsolete |
| Number of LABs/CLBs | 600 |
| Number of Logic Elements/Cells | 2700 |
| Total RAM Bits | 40960 |
| Number of I/O | 98 |
| Number of Gates | 108904 |
| Voltage - Supply | 2.375V ~ 2.625V |
| Mounting Type | Surface Mount |
| Operating Temperature | 0°C ~ 85°C (TJ) |
| Package / Case | 144-LQFP |
| Supplier Device Package | 144-TQFP (20x20) |
| Purchase URL | https://www.e-xfl.com/product-detail/xilinx/xcv100-6tq144c |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



Virtex Device/Package Combinations and Maximum I/O

Table 3: Virtex Family Maximum User I/O by Device/Package (Excluding Dedicated Clock Pins)

| Package | XCV50 | XCV100 | XCV150 | XCV200 | XCV300 | XCV400 | XCV600 | XCV800 | XCV1000 |
|---------|-------|--------|--------|--------|--------|--------|--------|--------|---------|
| CS144 | 94 | 94 | | | | | | | |
| TQ144 | 98 | 98 | | | | | | | |
| PQ240 | 166 | 166 | 166 | 166 | 166 | | | | |
| HQ240 | | | | | | 166 | 166 | 166 | |
| BG256 | 180 | 180 | 180 | 180 | | | | | |
| BG352 | | | 260 | 260 | 260 | | | | |
| BG432 | | | | | 316 | 316 | 316 | 316 | |
| BG560 | | | | | | 404 | 404 | 404 | 404 |
| FG256 | 176 | 176 | 176 | 176 | | | | | |
| FG456 | | | 260 | 284 | 312 | | | | |
| FG676 | | | | | | 404 | 444 | 444 | |
| FG680 | | | | | | | 512 | 512 | 512 |

Virtex Ordering Information




Figure 1: Virtex Ordering Information



Revision History

| Date | Version | Revision |
|-------------|---------|--|
| 11/98 | 1.0 | Initial Xilinx release. |
| 01/99-02/99 | 1.2-1.3 | Both versions updated package drawings and specs. |
| 05/99 | 1.4 | Addition of package drawings and specifications. |
| 05/99 | 1.5 | Replaced FG 676 & FG680 package drawings. |
| 07/99 | 1.6 | Changed Boundary Scan Information and changed Figure 11, Boundary Scan Bit Sequence. Updated IOB Input & Output delays. Added Capacitance info for different I/O Standards. Added 5 V tolerant information. Added DLL Parameters and waveforms and new Pin-to-pin Input and Output Parameter tables for Global Clock Input to Output and Setup and Hold. Changed Configuration Information including Figures 12, 14, 17 & 19. Added device-dependent listings for quiescent currents ICCINTQ and ICCOQ. Updated IOB Input and Output Delays based on default standard of LVTTL, 12 mA, Fast Slew Rate. Added IOB Input Switching Characteristics Standard Adjustments. |
| 09/99 | 1.7 | Speed grade update to preliminary status, Power-on specification and Clock-to-Out Minimums additions, "0" hold time listing explanation, quiescent current listing update, and Figure 6 ADDRA input label correction. Added T _{IJITCC} parameter, changed T _{OJIT} to T _{OPHASE} . |
| 01/00 | 1.8 | Update to speed.txt file 1.96. Corrections for CRs 111036,111137, 112697, 115479, 117153, 117154, and 117612. Modified notes for Recommended Operating Conditions (voltage and temperature). Changed Bank information for V _{CCO} in CS144 package on p.43. |
| 01/00 | 1.9 | Updated DLL Jitter Parameter table and waveforms, added Delay Measurement Methodology table for different I/O standards, changed buffered Hex line info and Input/Output Timing measurement notes. |
| 03/00 | 2.0 | New TBCKO values; corrected FG680 package connection drawing; new note about status of CCLK pin after configuration. |
| 05/00 | 2.1 | Modified "Pins not listed" statement. Speed grade update to Final status. |
| 05/00 | 2.2 | Modified Table 18. |
| 09/00 | 2.3 | Added XCV400 values to table under Minimum Clock-to-Out for Virtex Devices. Corrected Units column in table under IOB Input Switching Characteristics. Added values to table under CLB SelectRAM Switching Characteristics. |
| 10/00 | 2.4 | Corrected Pinout information for devices in the BG256, BG432, and BG560 packages in Table 18. Corrected BG256 Pin Function Diagram. |
| 04/01 | 2.5 | Revised minimums for Global Clock Set-Up and Hold for LVTTL Standard, with DLL. Converted file to modularized format. See Virtex Data Sheet section. |
| 03/13 | 4.0 | The products listed in this data sheet are obsolete. See XCN10016 for further information. |

Virtex Data Sheet

The Virtex Data Sheet contains the following modules:

- DS003-1, Virtex 2.5V FPGAs: Introduction and Ordering Information (Module 1)
- DS003-2, Virtex 2.5V FPGAs: Functional Description (Module 2)

- DS003-3, Virtex 2.5V FPGAs:
 DC and Switching Characteristics (Module 3)
- DS003-4, Virtex 2.5V FPGAs: Pinout Tables (Module 4)




DS003-2 (v4.0) March 1, 2013

Virtex[™] 2.5 V Field Programmable Gate Arrays

Product Specification

The output buffer and all of the IOB control signals have independent polarity controls.



vao_b.eps

Figure 1: Virtex Architecture Overview

All pads are protected against damage from electrostatic discharge (ESD) and from over-voltage transients. Two forms of over-voltage protection are provided, one that permits 5 V compliance, and one that does not. For 5 V compliance, a Zener-like structure connected to ground turns on when the output rises to approximately 6.5 V. When PCI 3.3 V compliance is required, a conventional clamp diode is connected to the output supply voltage, $V_{\rm CCO}$.

Optional pull-up and pull-down resistors and an optional weak-keeper circuit are attached to each pad. Prior to configuration, all pins not involved in configuration are forced into their high-impedance state. The pull-down resistors and the weak-keeper circuits are inactive, but inputs can optionally be pulled up.

The activation of pull-up resistors prior to configuration is controlled on a global basis by the configuration mode pins. If the pull-up resistors are not activated, all the pins will float. Consequently, external pull-up or pull-down resistors must be provided on pins required to be at a well-defined logic level prior to configuration.

All Virtex IOBs support IEEE 1149.1-compatible boundary scan testing.

Architectural Description

Virtex Array

The Virtex user-programmable gate array, shown in Figure 1, comprises two major configurable elements: configurable logic blocks (CLBs) and input/output blocks (IOBs).

- CLBs provide the functional elements for constructing logic
- IOBs provide the interface between the package pins and the CLBs

CLBs interconnect through a general routing matrix (GRM). The GRM comprises an array of routing switches located at the intersections of horizontal and vertical routing channels. Each CLB nests into a VersaBlock™ that also provides local routing resources to connect the CLB to the GRM.

The VersaRing[™] I/O interface provides additional routing resources around the periphery of the device. This routing improves I/O routability and facilitates pin locking.

The Virtex architecture also includes the following circuits that connect to the GRM.

- Dedicated block memories of 4096 bits each
- Clock DLLs for clock-distribution delay compensation and clock domain control
- 3-State buffers (BUFTs) associated with each CLB that drive dedicated segmentable horizontal routing resources

Values stored in static memory cells control the configurable logic elements and interconnect resources. These values load into the memory cells on power-up, and can reload if necessary to change the function of the device.

Input/Output Block

The Virtex IOB, Figure 2, features SelectIO™ inputs and outputs that support a wide variety of I/O signalling standards, see Table 1.

The three IOB storage elements function either as edge-triggered D-type flip-flops or as level sensitive latches. Each IOB has a clock signal (CLK) shared by the three flip-flops and independent clock enable signals for each flip-flop.

In addition to the CLK and CE control signals, the three flip-flops share a Set/Reset (SR). For each flip-flop, this signal can be independently configured as a synchronous Set, a synchronous Reset, an asynchronous Preset, or an asynchronous Clear.

© 1999-2013 Xilinx, Inc. All rights reserved. All Xilinx trademarks, registered trademarks, patents, and disclaimers are as listed at http://www.xilinx.com/legal.htm.
All other trademarks and registered trademarks are the property of their respective owners. All specifications are subject to change without notice.






Figure 2: Virtex Input/Output Block (IOB)

Table 1: Supported Select I/O Standards

| I/O Standard | Input Reference Voltage (V _{REF}) | Output Source Voltage (V _{CCO}) | Board Termination Voltage (V _{TT}) | 5 V Tolerant |
|--------------------|--|--|---|--------------|
| LVTTL 2 – 24 mA | N/A | 3.3 | N/A | Yes |
| LVCMOS2 | N/A | 2.5 | N/A | Yes |
| PCI, 5 V | N/A | 3.3 | N/A | Yes |
| PCI, 3.3 V | N/A | 3.3 | N/A | No |
| GTL | 0.8 | N/A | 1.2 | No |
| GTL+ | 1.0 | N/A | 1.5 | No |
| HSTL Class I | 0.75 | 1.5 | 0.75 | No |
| HSTL Class III | 0.9 | 1.5 | 1.5 | No |
| HSTL Class IV | 0.9 | 1.5 | 1.5 | No |
| SSTL3 Class I &II | 1.5 | 3.3 | 1.5 | No |
| SSTL2 Class I & II | 1.25 | 2.5 | 1.25 | No |
| CTT | 1.5 | 3.3 | 1.5 | No |
| AGP | 1.32 | 3.3 | N/A | No |



more I/O pins convert to V_{REF} pins. Since these are always a superset of the V_{REF} pins used for smaller devices, it is possible to design a PCB that permits migration to a larger device if necessary. All the V_{REF} pins for the largest device anticipated must be connected to the V_{REF} voltage, and not used for I/O.

In smaller devices, some V_{CCO} pins used in larger devices do not connect within the package. These unconnected pins can be left unconnected externally, or can be connected to the V_{CCO} voltage to permit migration to a larger device if necessary.

In TQ144 and PQ/HQ240 packages, all V_{CCO} pins are bonded together internally, and consequently the same V_{CCO} voltage must be connected to all of them. In the CS144 package, bank pairs that share a side are interconnected internally, permitting four choices for V_{CCO} . In both cases, the V_{REF} pins remain internally connected as eight banks, and can be used as described previously.

Configurable Logic Block

The basic building block of the Virtex CLB is the logic cell (LC). An LC includes a 4-input function generator, carry logic, and a storage element. The output from the function generator in each LC drives both the CLB output and the D input of the flip-flop. Each Virtex CLB contains four LCs, organized in two similar slices, as shown in Figure 4.

Figure 5 shows a more detailed view of a single slice.

In addition to the four basic LCs, the Virtex CLB contains logic that combines function generators to provide functions

of five or six inputs. Consequently, when estimating the number of system gates provided by a given device, each CLB counts as 4.5 LCs.

Look-Up Tables

Virtex function generators are implemented as 4-input look-up tables (LUTs). In addition to operating as a function generator, each LUT can provide a 16 x 1-bit synchronous RAM. Furthermore, the two LUTs within a slice can be combined to create a 16 x 2-bit or 32 x 1-bit synchronous RAM, or a 16x1-bit dual-port synchronous RAM.

The Virtex LUT can also provide a 16-bit shift register that is ideal for capturing high-speed or burst-mode data. This mode can also be used to store data in applications such as Digital Signal Processing.

Storage Elements

The storage elements in the Virtex slice can be configured either as edge-triggered D-type flip-flops or as level-sensitive latches. The D inputs can be driven either by the function generators within the slice or directly from slice inputs, bypassing the function generators.

In addition to Clock and Clock Enable signals, each Slice has synchronous set and reset signals (SR and BY). SR forces a storage element into the initialization state specified for it in the configuration. BY forces it into the opposite state. Alternatively, these signals can be configured to operate asynchronously. All of the control signals are independently invertible, and are shared by the two flip-flops within the slice.




Figure 4: 2-Slice Virtex CLB




Figure 5: Detailed View of Virtex Slice

Additional Logic

The F5 multiplexer in each slice combines the function generator outputs. This combination provides either a function generator that can implement any 5-input function, a 4:1 multiplexer, or selected functions of up to nine inputs.

Similarly, the F6 multiplexer combines the outputs of all four function generators in the CLB by selecting one of the F5-multiplexer outputs. This permits the implementation of any 6-input function, an 8:1 multiplexer, or selected functions of up to 19 inputs.

Each CLB has four direct feedthrough paths, one per LC. These paths provide extra data input lines or additional local routing that does not consume logic resources.

Arithmetic Logic

Dedicated carry logic provides fast arithmetic carry capability for high-speed arithmetic functions. The Virtex CLB supports two separate carry chains, one per Slice. The height of the carry chains is two bits per CLB.

The arithmetic logic includes an XOR gate that allows a 1-bit full adder to be implemented within an LC. In addition, a dedicated AND gate improves the efficiency of multiplier implementation.

The dedicated carry path can also be used to cascade function generators for implementing wide logic functions.

BUFTs

Each Virtex CLB contains two 3-state drivers (BUFTs) that can drive on-chip busses. See **Dedicated Routing**, page 7. Each Virtex BUFT has an independent 3-state control pin and an independent input pin.

Block SelectRAM

Virtex FPGAs incorporate several large block SelectRAM memories. These complement the distributed LUT SelectRAMs that provide shallow RAM structures implemented in CLBs.

Block SelectRAM memory blocks are organized in columns. All Virtex devices contain two such columns, one along each vertical edge. These columns extend the full height of the chip. Each memory block is four CLBs high, and consequently, a Virtex device 64 CLBs high contains 16 memory blocks per column, and a total of 32 blocks.

Table 3 shows the amount of block SelectRAM memory that is available in each Virtex device.

Table 3: Virtex Block SelectRAM Amounts

| Device | # of Blocks | Total Block SelectRAM Bits |
|---------|-------------|----------------------------|
| XCV50 | 8 | 32,768 |
| XCV100 | 10 | 40,960 |
| XCV150 | 12 | 49,152 |
| XCV200 | 14 | 57,344 |
| XCV300 | 16 | 65,536 |
| XCV400 | 20 | 81,920 |
| XCV600 | 24 | 98,304 |
| XCV800 | 28 | 114,688 |
| XCV1000 | 32 | 131,072 |



General Purpose Routing

Most Virtex signals are routed on the general purpose routing, and consequently, the majority of interconnect resources are associated with this level of the routing hierarchy. The general routing resources are located in horizontal and vertical routing channels associated with the rows and columns CLBs. The general-purpose routing resources are listed below.

- Adjacent to each CLB is a General Routing Matrix (GRM). The GRM is the switch matrix through which horizontal and vertical routing resources connect, and is also the means by which the CLB gains access to the general purpose routing.
- 24 single-length lines route GRM signals to adjacent GRMs in each of the four directions.
- 12 buffered Hex lines route GRM signals to another GRMs six-blocks away in each one of the four directions. Organized in a staggered pattern, Hex lines can be driven only at their endpoints. Hex-line signals can be accessed either at the endpoints or at the midpoint (three blocks from the source). One third of the Hex lines are bidirectional, while the remaining ones are uni-directional.

 12 Longlines are buffered, bidirectional wires that distribute signals across the device quickly and efficiently. Vertical Longlines span the full height of the device, and horizontal ones span the full width of the device.

I/O Routing

Virtex devices have additional routing resources around their periphery that form an interface between the CLB array and the IOBs. This additional routing, called the VersaRing, facilitates pin-swapping and pin-locking, such that logic redesigns can adapt to existing PCB layouts. Time-to-market is reduced, since PCBs and other system components can be manufactured while the logic design is still in progress.

Dedicated Routing

Some classes of signal require dedicated routing resources to maximize performance. In the Virtex architecture, dedicated routing resources are provided for two classes of signal.

- Horizontal routing resources are provided for on-chip 3-state busses. Four partitionable bus lines are provided per CLB row, permitting multiple busses within a row, as shown in Figure 8.
- Two dedicated nets per CLB propagate carry signals vertically to the adjacent CLB.




Figure 8: BUFT Connections to Dedicated Horizontal Bus Lines

Global Routing

Global Routing resources distribute clocks and other signals with very high fanout throughout the device. Virtex devices include two tiers of global routing resources referred to as primary global and secondary local clock routing resources.

• The primary global routing resources are four dedicated global nets with dedicated input pins that are designed to distribute high-fanout clock signals with minimal skew. Each global clock net can drive all CLB, IOB, and block RAM clock pins. The primary global nets can only be driven by global buffers. There are four global buffers, one for each global net. The secondary local clock routing resources consist of 24 backbone lines, 12 across the top of the chip and 12 across bottom. From these lines, up to 12 unique signals per column can be distributed via the 12 longlines in the column. These secondary resources are more flexible than the primary resources since they are not restricted to routing only to clock pins.

Clock Distribution

Virtex provides high-speed, low-skew clock distribution through the primary global routing resources described above. A typical clock distribution net is shown in Figure 9.

Four global buffers are provided, two at the top center of the device and two at the bottom center. These drive the four primary global nets that in turn drive any clock pin.



Virtex DC Characteristics

Absolute Maximum Ratings

| Symbol | Description ⁽¹⁾ | | Units | |
|--------------------|---|------------------------|-------------|----|
| V _{CCINT} | Supply voltage relative to GND ⁽²⁾ | | -0.5 to 3.0 | V |
| V _{CCO} | Supply voltage relative to GND ⁽²⁾ | -0.5 to 4.0 | V | |
| V _{REF} | Input Reference Voltage | -0.5 to 3.6 | V | |
| V | Input voltage relative to GND ⁽³⁾ | Using V _{REF} | -0.5 to 3.6 | V |
| V _{IN} | | Internal threshold | -0.5 to 5.5 | V |
| V _{TS} | Voltage applied to 3-state output | | -0.5 to 5.5 | V |
| V _{CC} | Longest Supply Voltage Rise Time from 1V-2.375V | | 50 | ms |
| T _{STG} | Storage temperature (ambient) | -65 to +150 | °C | |
| TJ | Junction temperature ⁽⁴⁾ | Plastic Packages | +125 | °C |

Notes:

- Stresses beyond those listed under Absolute Maximum Ratings can cause permanent damage to the device. These are stress
 ratings only, and functional operation of the device at these or any other conditions beyond those listed under Operating Conditions
 is not implied. Exposure to Absolute Maximum Ratings conditions for extended periods of time can affect device reliability.
- 2. Power supplies can turn on in any order.
- 3. For protracted periods (e.g., longer than a day), V_{IN} should not exceed V_{CCO} by more than 3.6 V.
- 4. For soldering guidelines and thermal considerations, see the "Device Packaging" information on www.xilinx.com.

Recommended Operating Conditions

| Symbol | Description | Min | Max | Units | |
|-----------------------------------|---|------------|----------|----------|----|
| V _{CCINT} ⁽¹⁾ | Input Supply voltage relative to GND, $T_J = 0$ °C to +85°C | Commercial | 2.5 – 5% | 2.5 + 5% | V |
| V CCINT (1) | Input Supply voltage relative to GND, $T_J = -40^{\circ}\text{C}$ to $+100^{\circ}\text{C}$ | 2.5 – 5% | 2.5 + 5% | V | |
| V _{CCO} ⁽⁴⁾ | Supply voltage relative to GND, T _J = 0 °C to +85°C | Commercial | 1.4 | 3.6 | V |
| , CCO, | Supply voltage relative to GND, $T_J = -40^{\circ}C$ to $+100^{\circ}C$ | Industrial | 1.4 | 3.6 | V |
| T _{IN} | Input signal transition time | | | 250 | ns |

Notes:

- Correct operation is guaranteed with a minimum V_{CCINT} of 2.375 V (Nominal V_{CCINT} -5%). Below the minimum value, all delay parameters increase by 3% for each 50-mV reduction in V_{CCINT} below the specified range.
- 2. At junction temperatures above those listed as Operating Conditions, delay parameters do increase. Please refer to the TRCE report.
- 3. Input and output measurement threshold is \sim 50% of V_{CC} .
- Min and Max values for V_{CCO} are I/O Standard dependant.



DC Characteristics Over Recommended Operating Conditions

| Symbol | Description | 1 | Device | Min | Max | Units |
|---------------------|--|-------------------------------------|---------|----------|------|-------|
| V _{DRINT} | Data Retention V _{CCINT} Voltage | | All | 2.0 | | V |
| 21 | (below which configuration data can be | e lost) | | | | |
| V_{DRIO} | Data Retention V _{CCO} Voltage (below which configuration data can be lost) | | All | 1.2 | | V |
| I _{CCINTQ} | Quiescent V _{CCINT} supply current ^(1,3) | | XCV50 | | 50 | mA |
| | | | XCV100 | | 50 | mA |
| | | | XCV150 | | 50 | mA |
| | | | XCV200 | | 75 | mA |
| | | | XCV300 | | 75 | mA |
| | | | XCV400 | | 75 | mA |
| | | | XCV600 | | 100 | mA |
| | | | XCV800 | | 100 | mA |
| | | | XCV1000 | | 100 | mA |
| Iccoq | Quiescent V _{CCO} supply current ⁽¹⁾ | | XCV50 | | 2 | mA |
| | | | XCV100 | | 2 | mA |
| | | | XCV150 | | 2 | mA |
| | | | XCV200 | | 2 | mA |
| | | | XCV300 | | 2 | mA |
| | | | XCV400 | | 2 | mA |
| | | | XCV600 | | 2 | mA |
| | | | XCV800 | | 2 | mA |
| | | | XCV1000 | | 2 | mA |
| I _{REF} | V _{REF} current per V _{REF} pin | | All | | 20 | μΑ |
| ΙL | Input or output leakage current | | All | -10 | +10 | μΑ |
| C _{IN} | Input capacitance (sample tested) | BGA, PQ, HQ, packages | All | | 8 | pF |
| I _{RPU} | Pad pull-up (when selected) @ V _{in} = 0 tested) | V, V _{CCO} = 3.3 V (sample | All | Note (2) | 0.25 | mA |
| I _{RPD} | Pad pull-down (when selected) @ V _{in} = | = 3.6 V (sample tested) | | Note (2) | 0.15 | mA |

Notes:

- 1. With no output current loads, no active input pull-up resistors, all I/O pins 3-stated and floating.
- 2. Internal pull-up and pull-down resistors guarantee valid logic levels at unconnected input pins. These pull-up and pull-down resistors do not guarantee valid logic levels when input pins are connected to other circuits.
- 3. Multiply I_{CCINTQ} limit by two for industrial grade.



IOB Input Switching Characteristics Standard Adjustments

| | | | Speed Grade | | | | |
|------------------------------------|-----------------------|-------------------------|-------------|-------|-------|-------|-------|
| Description | Symbol | Standard ⁽¹⁾ | Min | -6 | -5 | -4 | Units |
| Data Input Delay Adjustments | | | | | | | |
| Standard-specific data input delay | T _{ILVTTL} | LVTTL | 0 | 0 | 0 | 0 | ns |
| adjustments | T _{ILVCMOS2} | LVCMOS2 | -0.02 | -0.04 | -0.04 | -0.05 | ns |
| | T _{IPCI33_3} | PCI, 33 MHz, 3.3 V | -0.05 | -0.11 | -0.12 | -0.14 | ns |
| | T _{IPCI33_5} | PCI, 33 MHz, 5.0 V | 0.13 | 0.25 | 0.28 | 0.33 | ns |
| | T _{IPCI66_3} | PCI, 66 MHz, 3.3 V | -0.05 | -0.11 | -0.12 | -0.14 | ns |
| | T _{IGTL} | GTL | 0.10 | 0.20 | 0.23 | 0.26 | ns |
| | T _{IGTLP} | GTL+ | 0.06 | 0.11 | 0.12 | 0.14 | ns |
| | T _{IHSTL} | HSTL | 0.02 | 0.03 | 0.03 | 0.04 | ns |
| | T _{ISSTL2} | SSTL2 | -0.04 | -0.08 | -0.09 | -0.10 | ns |
| | T _{ISSTL3} | SSTL3 | -0.02 | -0.04 | -0.05 | -0.06 | ns |
| | T _{ICTT} | CTT | 0.01 | 0.02 | 0.02 | 0.02 | ns |
| | T _{IAGP} | AGP | -0.03 | -0.06 | -0.07 | -0.08 | ns |

Notes:

IOB Output Switching Characteristics

Output delays terminating at a pad are specified for LVTTL with 12 mA drive and fast slew rate. For other standards, adjust the delays with the values shown in **IOB Output Switching Characteristics Standard Adjustments**, page 9.

| | | | Speed Grade | | | | |
|--|----------------------|-----|-------------|-----|-----|---------|--|
| Description | Symbol | Min | -6 | -5 | -4 | Units | |
| Propagation Delays | | | | | | | |
| O input to Pad | T _{IOOP} | 1.2 | 2.9 | 3.2 | 3.5 | ns, max | |
| O input to Pad via transparent latch | T _{IOOLP} | 1.4 | 3.4 | 3.7 | 4.0 | ns, max | |
| 3-State Delays | | · | | | | | |
| T input to Pad high-impedance ⁽¹⁾ | T _{IOTHZ} | 1.0 | 2.0 | 2.2 | 2.4 | ns, max | |
| T input to valid data on Pad | T _{IOTON} | 1.4 | 3.1 | 3.3 | 3.7 | ns, max | |
| T input to Pad high-impedance via transparent latch ⁽¹⁾ | T _{IOTLPHZ} | 1.2 | 2.4 | 2.6 | 3.0 | ns, max | |
| T input to valid data on Pad via transparent latch | T _{IOTLPON} | 1.6 | 3.5 | 3.8 | 4.2 | ns, max | |
| GTS to Pad high impedance ⁽¹⁾ | T _{GTS} | 2.5 | 4.9 | 5.5 | 6.3 | ns, max | |
| Sequential Delays | | | 1 | 1 | | , | |
| Clock CLK | | | | | | | |
| Minimum Pulse Width, High | T _{CH} | 0.8 | 1.5 | 1.7 | 2.0 | ns, min | |
| Minimum Pulse Width, Low | T _{CL} | 0.8 | 1.5 | 1.7 | 2.0 | ns, min | |

^{1.} Input timing for LVTTL is measured at 1.4 V. For other I/O standards, see Table 3.



Virtex Pin-to-Pin Input Parameter Guidelines

All devices are 100% functionally tested. Listed below are representative values for typical pin locations and normal clock loading. Values are expressed in nanoseconds unless otherwise noted

Global Clock Set-Up and Hold for LVTTL Standard, with DLL

| | | | | Speed | Grade | | | | | |
|--|--|---------|-------------|-----------|-----------|-----------|------------|--|--|--|
| Description | Symbol | Device | Min | -6 | -5 | -4 | Units | | | |
| Input Setup and Hold Time Relative to Global Clock Input Signal for LVTTL Standard. For data input with different standards, adjust the setup time delay by the values shown in Input Delay Adjustments. | | | | | | | | | | |
| No Delay Global Clock and IFF, with DLL | T _{PSDLL} /T _{PHDLL} | XCV50 | 0.40 / -0.4 | 1.7 /-0.4 | 1.8 /0.4 | 2.1 /-0.4 | ns, min | | | |
| | | XCV100 | 0.40 /0.4 | 1.7 /-0.4 | 1.9 /0.4 | 2.1 /-0.4 | ns, min | | | |
| | | XCV150 | 0.40 /0.4 | 1.7 /-0.4 | 1.9 /0.4 | 2.1 /-0.4 | ns, min | | | |
| | | XCV200 | 0.40 /0.4 | 1.7 /-0.4 | 1.9 /0.4 | 2.1 /-0.4 | ns, min | | | |
| | | XCV300 | 0.40 /0.4 | 1.7 /-0.4 | 1.9 /0.4 | 2.1 /-0.4 | ns, min | | | |
| | | XCV400 | 0.40 /0.4 | 1.7 /-0.4 | 1.9 /0.4 | 2.1 /-0.4 | ns, min | | | |
| | | XCV600 | 0.40 /0.4 | 1.7 /-0.4 | 1.9 /0.4 | 2.1 /-0.4 | ns, min | | | |
| | | XCV800 | 0.40 /-0.4 | 1.7 /-0.4 | 1.9 /-0.4 | 2.1 /-0.4 | ns, min | | | |
| | | XCV1000 | 0.40 /-0.4 | 1.7 /-0.4 | 1.9 /0.4 | 2.1 /-0.4 | ns, min | | | |

IFF = Input Flip-Flop or Latch

Notes:

- 2. DLL output jitter is already included in the timing calculation.
- 3. A Zero "0" Hold Time listing indicates no hold time or a negative hold time. Negative values can not be guaranteed "best-case", but if a "0" is listed, there is no positive hold time.

^{1.} Set-up time is measured relative to the Global Clock input signal with the fastest route and the lightest load. Hold time is measured relative to the Global Clock input signal with the slowest route and heaviest load.



Global Clock Set-Up and Hold for LVTTL Standard, without DLL

| Description | Symbol | Device | Min | -6 | -5 | -4 | Units |
|---|--------------------------------------|---------|---------|---------|--------------|---------------|------------|
| Input Setup and Hold Time Relat standards, adjust the setup time of | | | | | For data inp | ut with diffe | rent |
| Full Delay Global Clock and IFF, without | T _{PSFD} /T _{PHFD} | XCV50 | 0.6 / 0 | 2.3 / 0 | 2.6 / 0 | 2.9 / 0 | ns, min |
| DLL | | XCV100 | 0.6 / 0 | 2.3 / 0 | 2.6 / 0 | 3.0 / 0 | ns, min |
| | | XCV150 | 0.6 / 0 | 2.4 / 0 | 2.7 / 0 | 3.1 / 0 | ns, min |
| | | XCV200 | 0.7 / 0 | 2.5 / 0 | 2.8 / 0 | 3.2 / 0 | ns, min |
| | | XCV300 | 0.7 / 0 | 2.5 / 0 | 2.8 / 0 | 3.2 / 0 | ns, min |
| | | XCV400 | 0.7 / 0 | 2.6 / 0 | 2.9 / 0 | 3.3 / 0 | ns, min |
| | | XCV600 | 0.7 / 0 | 2.6 / 0 | 2.9 / 0 | 3.3 / 0 | ns, min |
| | | XCV800 | 0.7 / 0 | 2.7 / 0 | 3.1 / 0 | 3.5 / 0 | ns, min |
| | | XCV1000 | 0.7 / 0 | 2.8 / 0 | 3.1 / 0 | 3.6 / 0 | ns, min |

IFF = Input Flip-Flop or Latch

Notes: Notes:

- 1. Set-up time is measured relative to the Global Clock input signal with the fastest route and the lightest load. Hold time is measured relative to the Global Clock input signal with the slowest route and heaviest load.
- 2. A Zero "0" Hold Time listing indicates no hold time or a negative hold time. Negative values can not be guaranteed "best-case", but if a "0" is listed, there is no positive hold time.



Table 2: Virtex Pinout Tables (Chip-Scale and QFP Packages) (Continued)

| Pin Name | Device | CS144 | TQ144 | PQ/HQ240 |
|--|------------|----------|---------|----------|
| V _{REF} , Bank 3 | XCV50 | H11, K12 | 60, 68 | 130, 144 |
| (V _{REF} pins are listed incrementally. Connect all pins listed for both the required device and all smaller devices listed in the same | XCV100/150 | + J10 | + 66 | + 133 |
| | XCV200/300 | N/A | N/A | + 126 |
| | XCV400 | N/A | N/A | + 147 |
| | XCV600 | N/A | N/A | + 132 |
| package.) | XCV800 | N/A | N/A | + 140 |
| Within each bank, if input reference voltage is not required, all V _{REF} pins are general I/O. | | | | |
| V _{REF} , Bank 4 | XCV50 | L8, L10 | 79, 87 | 97, 111 |
| (V _{REF} pins are listed | XCV100/150 | + N10 | + 81 | + 108 |
| incrementally. Connect all pins listed for both | XCV200/300 | N/A | N/A | + 115 |
| the required device | XCV400 | N/A | N/A | + 94 |
| and all smaller devices listed in the same | XCV600 | N/A | N/A | + 109 |
| package.) | XCV800 | N/A | N/A | + 101 |
| Within each bank, if input reference voltage is not required, all V _{REF} pins are general I/O. | | | | |
| V _{REF} , Bank 5 | XCV50 | L4, L6 | 96, 104 | 70, 84 |
| (V _{REF} pins are listed | XCV100/150 | + N4 | + 102 | + 73 |
| incrementally. Connect all pins listed for both the required device and all smaller devices listed in the same package.) | XCV200/300 | N/A | N/A | + 66 |
| | XCV400 | N/A | N/A | + 87 |
| | XCV600 | N/A | N/A | + 72 |
| | XCV800 | N/A | N/A | + 80 |
| Within each bank, if input reference voltage is not required, all V _{REF} pins are general I/O. | | | | |



Table 3: Virtex Pinout Tables (BGA) (Continued)

| Pin Name | Device | BG256 | BG352 | BG432 | BG560 |
|---|------------|----------|---------------------|---------------------------|------------------------------------|
| V _{REF} , Bank 3 | XCV50 | M18, V20 | N/A | N/A | N/A |
| (V _{REF} pins are listed | XCV100/150 | + R19 | R4, V4, Y3 | N/A | N/A |
| incrementally. Connect all pins listed for both the required device and all | XCV200/300 | + P18 | + AC2 | V2, AB4, AD4, AF3 | N/A |
| smaller devices listed in the | XCV400 | N/A | N/A | + U2 | V4, W5, |
| same package.) | | | | | AD3, AE5, AK2 |
| Within each bank, if input reference voltage is not | XCV600 | N/A | N/A | + AC3 | + AF1 |
| required, all V _{REF} pins are | XCV800 | N/A | N/A | + Y3 | + AA4 |
| general I/O. | XCV1000 | N/A | N/A | N/A | + AH4 |
| V _{REF} , Bank 4 | XCV50 | V12, Y18 | N/A | N/A | N/A |
| (V _{REF} pins are listed incrementally. Connect all | XCV100/150 | + W15 | AC12, AE5, AE8, | N/A | N/A |
| pins listed for both the required device and all smaller devices listed in the | XCV200/300 | + V14 | + AE4 | AJ7, AL4, AL8, AL13 | N/A |
| same package.) Within each bank, if input reference voltage is not | XCV400 | N/A | N/A | + AK15 | AL7, AL10, AL16, AM4, AM14 |
| required, all V _{REF} pins are | XCV600 | N/A | N/A | + AK8 | + AL9 |
| general I/O. | XCV800 | N/A | N/A | + AJ12 | + AK13 |
| | XCV1000 | N/A | N/A | N/A | + AN3 |
| V _{REF} , Bank 5 | XCV50 | V9, Y3 | N/A | N/A | N/A |
| (V _{REF} pins are listed incrementally. Connect all pins listed for both the | XCV100/150 | + W6 | AC15, AC18, AD20 | N/A | N/A |
| required device and all smaller devices listed in the | XCV200/300 | + V7 | + AE23 | AJ18, AJ25, AK23, AK27 | N/A |
| within each bank, if input reference voltage is not | XCV400 | N/A | N/A | + AJ17 | AJ18, AJ25, AL20, AL24, AL29 |
| required, all V _{REF} pins are general I/O. | XCV600 | N/A | N/A | + AL24 | + AM26 |
| | XCV800 | N/A | N/A | + AH19 | + AN23 |
| | XCV1000 | N/A | N/A | N/A | + AK28 |
| V _{REF} , Bank 6 | XCV50 | M2, R3 | N/A | N/A | N/A |
| (V _{REF} pins are listed incrementally. Connect all | XCV100/150 | + T1 | R24, Y26, AA25, | N/A | N/A |
| pins listed for both the required device and all smaller devices listed in the | XCV200/300 | + T3 | + AD26 | V28, AB28, AE30, AF28 | N/A |
| same package.) Within each bank, if input | XCV400 | N/A | N/A | + U28 | V29, Y32, AD31, AE29, AK32 |
| reference voltage is not | XCV600 | N/A | N/A | + AC28 | + AE31 |
| required, all V _{REF} pins are general I/O. | XCV800 | N/A | N/A | + Y30 | + AA30 |
| general I/O. | XCV1000 | N/A | N/A | N/A | + AH30 |



TQ144 Pin Function Diagram




Figure 2: TQ144 Pin Function Diagram



PQ240/HQ240 Pin Function Diagram





Figure 3: PQ240/HQ240 Pin Function Diagram



BG560 Pin Function Diagram




DS003_22_100300

Figure 7: BG560 Pin Function Diagram



FG456 Pin Function Diagram



(Top view)

Figure 9: FG456 Pin Function Diagram

Notes:

Packages FG456 and FG676 are layout compatible.



FG676 Pin Function Diagram




Figure 10: FG676 Pin Function Diagram

Notes:

Packages FG456 and FG676 are layout compatible.



Revision History

| Date | Version | Revision | | |
|-------------|---------|--|--|--|
| 11/98 | 1.0 | Initial Xilinx release. | | |
| 01/99-02/99 | 1.2-1.3 | Both versions updated package drawings and specs. | | |
| 05/99 | 1.4 | Addition of package drawings and specifications. | | |
| 05/99 | 1.5 | Replaced FG 676 & FG680 package drawings. | | |
| 07/99 | 1.6 | Changed Boundary Scan Information and changed Figure 11, Boundary Scan Bit Sequence. Updated IOB Input & Output delays. Added Capacitance info for different I/O Standards. Added 5 V tolerant information. Added DLL Parameters and waveforms and new Pin-to-pin Input and Output Parameter tables for Global Clock Input to Output and Setup and Hold. Changed Configuration Information including Figures 12, 14, 17 & 19. Added device-dependent listings for quiescent currents ICCINTQ and ICCOQ. Updated IOB Input and Output Delays based on default standard of LVTTL, 12 mA, Fast Slew Rate. Added IOB Input Switching Characteristics Standard Adjustments. | | |
| 09/99 | 1.7 | Speed grade update to preliminary status, Power-on specification and Clock-to-Out Minimums additions, "0" hold time listing explanation, quiescent current listing update, and Figure 6 ADDRA input label correction. Added T _{IJITCC} parameter, changed T _{OJIT} to T _{OPHASE} . | | |
| 01/00 | 1.8 | Update to speed.txt file 1.96. Corrections for CRs 111036,111137, 112697, 115479, 117153, 117154, and 117612. Modified notes for Recommended Operating Conditions (voltage and temperature). Changed Bank information for V _{CCO} in CS144 package on p.43. | | |
| 01/00 | 1.9 | Updated DLL Jitter Parameter table and waveforms, added Delay Measurement Methodology table for different I/O standards, changed buffered Hex line info and Input/Output Timing measurement notes. | | |
| 03/00 | 2.0 | New TBCKO values; corrected FG680 package connection drawing; new note about status of CCLK pin after configuration. | | |
| 05/00 | 2.1 | Modified "Pins not listed" statement. Speed grade update to Final status. | | |
| 05/00 | 2.2 | Modified Table 18. | | |
| 09/00 | 2.3 | Added XCV400 values to table under Minimum Clock-to-Out for Virtex Devices. Corrected Units column in table under IOB Input Switching Characteristics. Added values to table under CLB SelectRAM Switching Characteristics. | | |
| 10/00 | 2.4 | Corrected pinout info for devices in the BG256, BG432, and BG560 pkgs in Table 18. Corrected BG256 Pin Function Diagram. | | |
| 04/02/01 | 2.5 | Revised minimums for Global Clock Set-Up and Hold for LVTTL Standard, with DLL. Converted file to modularized format. See section Virtex Data Sheet, below. | | |
| 04/19/01 | 2.6 | Corrected pinout information for FG676 device in Table 4. (Added AB22 pin.) | | |
| 07/19/01 | 2.7 | Clarified V_{CCINT} pinout information and added AE19 pin for BG352 devices in Table 3. Changed pinouts listed for BG352 XCV400 devices in banks 0 thru 7. | | |
| 07/19/02 | 2.8 | Changed pinouts listed for GND in TQ144 devices (see Table 2). | | |
| 03/01/13 | 4.0 | The products listed in this data sheet are obsolete. See XCN10016 for further information. | | |

Virtex Data Sheet

The Virtex Data Sheet contains the following modules:

- DS003-1, Virtex 2.5V FPGAs: Introduction and Ordering Information (Module 1)
- DS003-2, Virtex 2.5V FPGAs: Functional Description (Module 2)

- DS003-3, Virtex 2.5V FPGAs: DC and Switching Characteristics (Module 3)
- DS003-4, Virtex 2.5V FPGAs: Pinout Tables (Module 4)