

Welcome to **E-XFL.COM** 

# Understanding <u>Embedded - FPGAs (Field Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details	
Product Status	Obsolete
Number of LABs/CLBs	6144
Number of Logic Elements/Cells	27648
Total RAM Bits	131072
Number of I/O	404
Number of Gates	1124022
Voltage - Supply	2.375V ~ 2.625V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 85°C (TJ)
Package / Case	560-LBGA Exposed Pad, Metal
Supplier Device Package	560-MBGA (42.5x42.5)
Purchase URL	https://www.e-xfl.com/product-detail/xilinx/xcv1000-5bg560c

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



# **Revision History**

Date	Version	Revision
11/98	1.0	Initial Xilinx release.
01/99-02/99	1.2-1.3	Both versions updated package drawings and specs.
05/99	1.4	Addition of package drawings and specifications.
05/99	1.5	Replaced FG 676 & FG680 package drawings.
07/99	1.6	Changed Boundary Scan Information and changed Figure 11, Boundary Scan Bit Sequence. Updated IOB Input & Output delays. Added Capacitance info for different I/O Standards. Added 5 V tolerant information. Added DLL Parameters and waveforms and new Pin-to-pin Input and Output Parameter tables for Global Clock Input to Output and Setup and Hold. Changed Configuration Information including Figures 12, 14, 17 & 19. Added device-dependent listings for quiescent currents ICCINTQ and ICCOQ. Updated IOB Input and Output Delays based on default standard of LVTTL, 12 mA, Fast Slew Rate. Added IOB Input Switching Characteristics Standard Adjustments.
09/99	1.7	Speed grade update to preliminary status, Power-on specification and Clock-to-Out Minimums additions, "0" hold time listing explanation, quiescent current listing update, and Figure 6 ADDRA input label correction. Added T <sub>IJITCC</sub> parameter, changed T <sub>OJIT</sub> to T <sub>OPHASE</sub> .
01/00	1.8	Update to speed.txt file 1.96. Corrections for CRs 111036,111137, 112697, 115479, 117153, 117154, and 117612. Modified notes for Recommended Operating Conditions (voltage and temperature). Changed Bank information for V <sub>CCO</sub> in CS144 package on p.43.
01/00	1.9	Updated DLL Jitter Parameter table and waveforms, added Delay Measurement Methodology table for different I/O standards, changed buffered Hex line info and Input/Output Timing measurement notes.
03/00	2.0	New TBCKO values; corrected FG680 package connection drawing; new note about status of CCLK pin after configuration.
05/00	2.1	Modified "Pins not listed" statement. Speed grade update to Final status.
05/00	2.2	Modified Table 18.
09/00	2.3	<ul> <li>Added XCV400 values to table under Minimum Clock-to-Out for Virtex Devices.</li> <li>Corrected Units column in table under IOB Input Switching Characteristics.</li> <li>Added values to table under CLB SelectRAM Switching Characteristics.</li> </ul>
10/00	2.4	<ul> <li>Corrected Pinout information for devices in the BG256, BG432, and BG560 packages in Table 18.</li> <li>Corrected BG256 Pin Function Diagram.</li> </ul>
04/01	2.5	<ul> <li>Revised minimums for Global Clock Set-Up and Hold for LVTTL Standard, with DLL.</li> <li>Converted file to modularized format. See Virtex Data Sheet section.</li> </ul>
03/13	4.0	The products listed in this data sheet are obsolete. See XCN10016 for further information.

# **Virtex Data Sheet**

The Virtex Data Sheet contains the following modules:

- DS003-1, Virtex 2.5V FPGAs: Introduction and Ordering Information (Module 1)
- DS003-2, Virtex 2.5V FPGAs: Functional Description (Module 2)

- DS003-3, Virtex 2.5V FPGAs:
   DC and Switching Characteristics (Module 3)
- DS003-4, Virtex 2.5V FPGAs: Pinout Tables (Module 4)






Figure 2: Virtex Input/Output Block (IOB)

Table 1: Supported Select I/O Standards

I/O Standard	Input Reference Voltage (V <sub>REF</sub> )	Output Source Voltage (V <sub>CCO</sub> )	Board Termination Voltage (V <sub>TT</sub> )	5 V Tolerant
LVTTL 2 – 24 mA	N/A	3.3	N/A	Yes
LVCMOS2	N/A	2.5	N/A	Yes
PCI, 5 V	N/A	3.3	N/A	Yes
PCI, 3.3 V	N/A	3.3	N/A	No
GTL	0.8	N/A	1.2	No
GTL+	1.0	N/A	1.5	No
HSTL Class I	0.75	1.5	0.75	No
HSTL Class III	0.9	1.5	1.5	No
HSTL Class IV	0.9	1.5	1.5	No
SSTL3 Class I &II	1.5	3.3	1.5	No
SSTL2 Class I & II	1.25	2.5	1.25	No
CTT	1.5	3.3	1.5	No
AGP	1.32	3.3	N/A	No



ers with a common user interface regardless of their choice of entry and verification tools. The XDM software simplifies the selection of implementation options with pull-down menus and on-line help.

Application programs ranging from schematic capture to Placement and Routing (PAR) can be accessed through the XDM software. The program command sequence is generated prior to execution, and stored for documentation.

Several advanced software features facilitate Virtex design. RPMs, for example, are schematic-based macros with relative location constraints to guide their placement. They help ensure optimal implementation of common functions.

For HDL design entry, the Xilinx FPGA Foundation development system provides interfaces to the following synthesis design environments.

- Synopsys (FPGA Compiler, FPGA Express)
- Exemplar (Spectrum)
- Synplicity (Synplify)

For schematic design entry, the Xilinx FPGA Foundation and alliance development system provides interfaces to the following schematic-capture design environments.

- Mentor Graphics V8 (Design Architect, QuickSim II)
- Viewlogic Systems (Viewdraw)

Third-party vendors support many other environments.

A standard interface-file specification, Electronic Design Interchange Format (EDIF), simplifies file transfers into and out of the development system.

Virtex FPGAs supported by a unified library of standard functions. This library contains over 400 primitives and macros, ranging from 2-input AND gates to 16-bit accumulators, and includes arithmetic functions, comparators, counters, data registers, decoders, encoders, I/O functions, latches, Boolean functions, multiplexers, shift registers, and barrel shifters.

The "soft macro" portion of the library contains detailed descriptions of common logic functions, but does not contain any partitioning or placement information. The performance of these macros depends, therefore, on the partitioning and placement obtained during implementation.

RPMs, on the other hand, do contain predetermined partitioning and placement information that permits optimal implementation of these functions. Users can create their own library of soft macros or RPMs based on the macros and primitives in the standard library.

The design environment supports hierarchical design entry, with high-level schematics that comprise major functional blocks, while lower-level schematics define the logic in these blocks. These hierarchical design elements are automatically combined by the implementation tools. Different design entry tools can be combined within a hierarchical

design, thus allowing the most convenient entry method to be used for each portion of the design.

# **Design Implementation**

The place-and-route tools (PAR) automatically provide the implementation flow described in this section. The partitioner takes the EDIF net list for the design and maps the logic into the architectural resources of the FPGA (CLBs and IOBs, for example). The placer then determines the best locations for these blocks based on their interconnections and the desired performance. Finally, the router interconnects the blocks.

The PAR algorithms support fully automatic implementation of most designs. For demanding applications, however, the user can exercise various degrees of control over the process. User partitioning, placement, and routing information is optionally specified during the design-entry process. The implementation of highly structured designs can benefit greatly from basic floor planning.

The implementation software incorporates Timing Wizard® timing-driven placement and routing. Designers specify timing requirements along entire paths during design entry. The timing path analysis routines in PAR then recognize these user-specified requirements and accommodate them.

Timing requirements are entered on a schematic in a form directly relating to the system requirements, such as the targeted clock frequency, or the maximum allowable delay between two registers. In this way, the overall performance of the system along entire signal paths is automatically tailored to user-generated specifications. Specific timing information for individual nets is unnecessary.

### **Design Verification**

In addition to conventional software simulation, FPGA users can use in-circuit debugging techniques. Because Xilinx devices are infinitely reprogrammable, designs can be verified in real time without the need for extensive sets of software simulation vectors.

The development system supports both software simulation and in-circuit debugging techniques. For simulation, the system extracts the post-layout timing information from the design database, and back-annotates this information into the net list for use by the simulator. Alternatively, the user can verify timing-critical portions of the design using the TRACE® static timing analyzer.

For in-circuit debugging, the development system includes a download and readback cable. This cable connects the FPGA in the target system to a PC or workstation. After downloading the design into the FPGA, the designer can single-step the logic, readback the contents of the flip-flops, and so observe the internal logic state. Simple modifications can be downloaded into the system in a matter of minutes.




Figure 15: Serial Configuration Flowchart

After configuration, the pins of the SelectMAP port can be used as additional user I/O. Alternatively, the port can be retained to permit high-speed 8-bit readback.

Retention of the SelectMAP port is selectable on a design-by-design basis when the bitstream is generated. If retention is selected, PROHIBIT constraints are required to prevent the SelectMAP-port pins from being used as user I/O.

Multiple Virtex FPGAs can be configured using the Select-MAP mode, and be made to start-up simultaneously. To configure multiple devices in this way, wire the individual CCLK, Data,  $\overline{\text{WRITE}}$ , and BUSY pins of all the devices in parallel. The individual devices are loaded separately by asserting the  $\overline{\text{CS}}$  pin of each device in turn and writing the appropriate data. see Table 9 for SelectMAP Write Timing Characteristics.

Table 9: SelectMAP Write Timing Characteristics

	Description		Symbol		Units
	D <sub>0-7</sub> Setup/Hold	1/2	T <sub>SMDCC</sub> /T <sub>SMCCD</sub>	5.0 / 1.7	ns, min
	CS Setup/Hold	3/4	T <sub>SMCSCC</sub> /T <sub>SMCCCS</sub>	7.0 / 1.7	ns, min
CCLK	WRITE Setup/Hold	5/6	T <sub>SMCCW</sub> /T <sub>SMWCC</sub>	7.0 / 1.7	ns, min
COLK	BUSY Propagation Delay	7	T <sub>SMCKBY</sub>	12.0	ns, max
	Maximum Frequency		F <sub>CC</sub>	66	MHz, max
	Maximum Frequency with no handshake		F <sub>CCNH</sub>	50	MHz, max

### Write

Write operations send packets of configuration data into the FPGA. The sequence of operations for a multi-cycle write operation is shown below. Note that a configuration packet can be split into many such sequences. The packet does not have to complete within one assertion of  $\overline{CS}$ , illustrated in Figure 16.

- 1. Assert WRITE and CS Low. Note that when CS is asserted on successive CCLKs, WRITE must remain either asserted or de-asserted. Otherwise an abort will be initiated, as described below.
- 2. Drive data onto D[7:0]. Note that to avoid contention, the data source should not be enabled while  $\overline{CS}$  is Low and  $\overline{WRITE}$  is High. Similarly, while  $\overline{WRITE}$  is High, no more that one  $\overline{CS}$  should be asserted.




Figure 18: SelectMAP Write Abort Waveforms

### Boundary-Scan Mode

In the boundary-scan mode, configuration is done through the IEEE 1149.1 Test Access Port. Note that the PROGRAM pin must be pulled High prior to reconfiguration. A Low on the PROGRAM pin resets the TAP controller and no JTAG operations can be performed.

Configuration through the TAP uses the CFG\_IN instruction. This instruction allows data input on TDI to be converted into data packets for the internal configuration bus.

The following steps are required to configure the FPGA through the boundary-scan port (when using TCK as a start-up clock).

- Load the CFG\_IN instruction into the boundary-scan instruction register (IR)
- 2. Enter the Shift-DR (SDR) state
- 3. Shift a configuration bitstream into TDI
- 4. Return to Run-Test-Idle (RTI)
- 5. Load the JSTART instruction into IR
- 6. Enter the SDR state
- 7. Clock TCK through the startup sequence
- 8. Return to RTI

Configuration and readback via the TAP is always available. The boundary-scan mode is selected by a <101> or 001> on the mode pins (M2, M1, M0). For details on TAP characteristics, refer to XAPP139.

# **Configuration Sequence**

The configuration of Virtex devices is a three-phase process. First, the configuration memory is cleared. Next, configuration data is loaded into the memory, and finally, the logic is activated by a start-up process.

Configuration is automatically initiated on power-up unless it is delayed by the user, as described below. The configuration process can also be initiated by asserting  $\overline{\mathsf{PROGRAM}}$ .

The end of the memory-clearing phase is signalled by INIT going High, and the completion of the entire process is signalled by DONE going High.

The power-up timing of configuration signals is shown in Figure 19. The corresponding timing characteristics are listed in Table 10.




Figure 19: Power-Up Timing Configuration Signals

Table 10: Power-up Timing Characteristics

Description	Symbol	Value	Units
Power-on Reset	T <sub>POR</sub>	2.0	ms, max
Program Latency	T <sub>PL</sub>	100.0	μs, max
CCLK (output) Delay	T <sub>ICCK</sub>	0.5	μs, min
		4.0	μs, max
Program Pulse Width	T <sub>PROGRAM</sub>	300	ns, min

### **Delaying Configuration**

INIT can be held Low using an open-drain driver. An open-drain is required since INIT is a bidirectional open-drain pin that is held Low by the FPGA while the configuration memory is being cleared. Extending the time that the pin is Low causes the configuration sequencer to wait. Thus, configuration is delayed by preventing entry into the phase where data is loaded.

#### Start-Up Sequence

The default Start-up sequence is that one CCLK cycle after DONE goes High, the global 3-state signal (GTS) is released. This permits device outputs to turn on as necessary.

One CCLK cycle later, the Global Set/Reset (GSR) and Global Write Enable (GWE) signals are released. This permits the internal storage elements to begin changing state in response to the logic and the user clock.

The relative timing of these events can be changed. In addition, the GTS, GSR, and GWE events can be made dependent on the DONE pins of multiple devices all going High, forcing the devices to start in synchronism. The sequence can also be paused at any stage until lock has been achieved on any or all DLLs.



#### **Data Stream Format**

Virtex devices are configured by sequentially loading frames of data. Table 11 lists the total number of bits required to configure each device. For more detailed information, see application note XAPP151 "Virtex Configuration Architecture Advanced Users Guide".

Table 11: Virtex Bit-Stream Lengths

Device	# of Configuration Bits
XCV50	559,200
XCV100	781,216
XCV150	1,040,096
XCV200	1,335,840
XCV300	1,751,808
XCV400	2,546,048
XCV600	3,607,968
XCV800	4,715,616
XCV1000	6,127,744

# Readback

The configuration data stored in the Virtex configuration memory can be readback for verification. Along with the configuration data it is possible to readback the contents all flip-flops/latches, LUTRAMs, and block RAMs. This capability is used for real-time debugging.

For more detailed information, see Application Note XAPP138: *Virtex FPGA Series Configuration and Readback*, available online at <a href="https://www.xilinx.com">www.xilinx.com</a>.

# **Revision History**

Date	Version	Revision
11/98	1.0	Initial Xilinx release.
01/99	1.2	Updated package drawings and specs.
02/99	1.3	Update of package drawings, updated specifications.
05/99	1.4	Addition of package drawings and specifications.
05/99	1.5	Replaced FG 676 & FG680 package drawings.
07/99	1.6	Changed Boundary Scan Information and changed Figure 11, Boundary Scan Bit Sequence. Updated IOB Input & Output delays. Added Capacitance info for different I/O Standards. Added 5 V tolerant information. Added DLL Parameters and waveforms and new Pin-to-pin Input and Output Parameter tables for Global Clock Input to Output and Setup and Hold. Changed Configuration Information including Figures 12, 14, 17 & 19. Added device-dependent listings for quiescent currents ICCINTQ and ICCOQ. Updated IOB Input and Output Delays based on default standard of LVTTL, 12 mA, Fast Slew Rate. Added IOB Input Switching Characteristics Standard Adjustments.
09/99	1.7	Speed grade update to preliminary status, Power-on specification and Clock-to-Out Minimums additions, "0" hold time listing explanation, quiescent current listing update, and Figure 6 ADDRA input label correction. Added T <sub>IJITCC</sub> parameter, changed T <sub>OJIT</sub> to T <sub>OPHASE</sub> .
01/00	1.8	Update to speed.txt file 1.96. Corrections for CRs 111036,111137, 112697, 115479, 117153, 117154, and 117612. Modified notes for Recommended Operating Conditions (voltage and temperature). Changed Bank information for V <sub>CCO</sub> in CS144 package on p.43.



# **DC Characteristics Over Recommended Operating Conditions**

Symbol	Description	1	Device	Min	Max	Units
V <sub>DRINT</sub>	Data Retention V <sub>CCINT</sub> Voltage		All	2.0		V
21	(below which configuration data can be	e lost)				
$V_{\mathrm{DRIO}}$	Data Retention V <sub>CCO</sub> Voltage (below which configuration data can be	e lost)	All	1.2		V
I <sub>CCINTQ</sub>	Quiescent V <sub>CCINT</sub> supply current <sup>(1,3)</sup>		XCV50		50	mA
			XCV100		50	mA
			XCV150		50	mA
			XCV200		75	mA
			XCV300		75	mA
			XCV400		75	mA
			XCV600		100	mA
			XCV800		100	mA
			XCV1000		100	mA
Iccoq	Quiescent V <sub>CCO</sub> supply current <sup>(1)</sup>		XCV50		2	mA
			XCV100		2	mA
			XCV150		2	mA
			XCV200		2	mA
			XCV300		2	mA
			XCV400		2	mA
			XCV600		2	mA
			XCV800		2	mA
			XCV1000		2	mA
I <sub>REF</sub>	V <sub>REF</sub> current per V <sub>REF</sub> pin		All		20	μΑ
ΙL	Input or output leakage current		All	-10	+10	μΑ
C <sub>IN</sub>	Input capacitance (sample tested)	BGA, PQ, HQ, packages	All		8	pF
I <sub>RPU</sub>	Pad pull-up (when selected) @ V <sub>in</sub> = 0 tested)	V, V <sub>CCO</sub> = 3.3 V (sample	All	Note (2)	0.25	mA
I <sub>RPD</sub>	Pad pull-down (when selected) @ V <sub>in</sub> =	= 3.6 V (sample tested)		Note (2)	0.15	mA

- 1. With no output current loads, no active input pull-up resistors, all I/O pins 3-stated and floating.
- 2. Internal pull-up and pull-down resistors guarantee valid logic levels at unconnected input pins. These pull-up and pull-down resistors do not guarantee valid logic levels when input pins are connected to other circuits.
- 3. Multiply I<sub>CCINTQ</sub> limit by two for industrial grade.



### **Power-On Power Supply Requirements**

Xilinx FPGAs require a certain amount of supply current during power-on to insure proper device operation. The actual current consumed depends on the power-on ramp rate of the power supply. This is the time required to reach the nominal power supply voltage of the device<sup>(1)</sup> from 0 V. The current is highest at the fastest suggested ramp rate (0 V to nominal voltage in 2 ms) and is lowest at the slowest allowed ramp rate (0 V to nominal voltage in 50 ms). For more details on power supply requirements, see Application Note XAPP158 on <a href="https://www.xilinx.com">www.xilinx.com</a>.

Product	Description <sup>(2)</sup>	Current Requirement <sup>(1,3)</sup>	
Virtex Family, Commercial Grade	Minimum required current supply	500 mA	
Virtex Family, Industrial Grade	Minimum required current supply	2 A	

#### Notes:

- Ramp rate used for this specification is from 0 2.7 VDC. Peak current occurs on or near the internal power-on reset threshold of 1.0V and lasts for less than 3 ms.
- Devices are guaranteed to initialize properly with the minimum current available from the power supply as noted above.
- 3. Larger currents can result if ramp rates are forced to be faster.

# **DC Input and Output Levels**

Values for  $V_{IL}$  and  $V_{IH}$  are recommended input voltages. Values for  $I_{OL}$  and  $I_{OH}$  are guaranteed output currents over the recommended operating conditions at the  $V_{OL}$  and  $V_{OH}$  test points. Only selected standards are tested. These are chosen to ensure that all standards meet their specifications. The selected standards are tested at minimum  $V_{CCO}$  for each standard with the respective  $V_{OL}$  and  $V_{OH}$  voltage levels shown. Other standards are sample tested.

Input/Output		V <sub>IL</sub>	VI	Н	V <sub>OL</sub>	V <sub>OH</sub>	I <sub>OL</sub>	I <sub>OH</sub>
Standard	V, min	V, max	V, min	V, max	V, Max	V, Min	mA	mA
LVTTL <sup>(1)</sup>	- 0.5	0.8	2.0	5.5	0.4	2.4	24	-24
LVCMOS2	- 0.5	.7	1.7	5.5	0.4	1.9	12	-12
PCI, 3.3 V	- 0.5	44% V <sub>CCINT</sub>	60% V <sub>CCINT</sub>	V <sub>CCO</sub> + 0.5	10% V <sub>CCO</sub>	90% V <sub>CCO</sub>	Note 2	Note 2
PCI, 5.0 V	- 0.5	0.8	2.0	5.5	0.55	2.4	Note 2	Note 2
GTL	- 0.5	V <sub>REF</sub> - 0.05	V <sub>REF</sub> + 0.05	3.6	0.4	n/a	40	n/a
GTL+	- 0.5	V <sub>REF</sub> – 0.1	V <sub>REF</sub> + 0.1	3.6	0.6	n/a	36	n/a
HSTL I <sup>(3)</sup>	- 0.5	V <sub>REF</sub> – 0.1	V <sub>REF</sub> + 0.1	3.6	0.4	V <sub>CCO</sub> - 0.4	8	-8
HSTL III	- 0.5	V <sub>REF</sub> – 0.1	V <sub>REF</sub> + 0.1	3.6	0.4	V <sub>CCO</sub> - 0.4	24	-8
HSTL IV	- 0.5	V <sub>REF</sub> – 0.1	V <sub>REF</sub> + 0.1	3.6	0.4	V <sub>CCO</sub> - 0.4	48	-8
SSTL3 I	- 0.5	V <sub>REF</sub> - 0.2	V <sub>REF</sub> + 0.2	3.6	V <sub>REF</sub> - 0.6	V <sub>REF</sub> + 0.6	8	-8
SSTL3 II	- 0.5	V <sub>REF</sub> - 0.2	V <sub>REF</sub> + 0.2	3.6	V <sub>REF</sub> - 0.8	V <sub>REF</sub> + 0.8	16	-16
SSTL2 I	- 0.5	V <sub>REF</sub> - 0.2	V <sub>REF</sub> + 0.2	3.6	V <sub>REF</sub> - 0.61	V <sub>REF</sub> + 0.61	7.6	-7.6
SSTL2 II	- 0.5	V <sub>REF</sub> - 0.2	V <sub>REF</sub> + 0.2	3.6	V <sub>REF</sub> - 0.80	V <sub>REF</sub> + 0.80	15.2	-15.2
CTT	- 0.5	V <sub>REF</sub> - 0.2	V <sub>REF</sub> + 0.2	3.6	V <sub>REF</sub> - 0.4	V <sub>REF</sub> + 0.4	8	-8
AGP	- 0.5	V <sub>REF</sub> - 0.2	V <sub>REF</sub> + 0.2	3.6	10% V <sub>CCO</sub>	90% V <sub>CCO</sub>	Note 2	Note 2

- V<sub>OL</sub> and V<sub>OH</sub> for lower drive currents are sample tested.
- 2. Tested according to the relevant specifications.
- DC input and output levels for HSTL18 (HSTL I/O standard with V<sub>CCO</sub> of 1.8 V) are provided in an HSTL white paper on www.xilinx.com.



# **Virtex Switching Characteristics**

All devices are 100% functionally tested. Internal timing parameters are derived from measuring internal test patterns. Listed below are representative values. For more specific, more precise, and worst-case guaranteed data, use the values reported by the static timing analyzer (TRCE

in the Xilinx Development System) and back-annotated to the simulation net list. All timing parameters assume worst-case operating conditions (supply voltage and junction temperature). Values apply to all Virtex devices unless otherwise noted.

### **IOB Input Switching Characteristics**

Input delays associated with the pad are specified for LVTTL levels. For other standards, adjust the delays with the values shown in , page 6.

				Speed	Grade		
Description	Device	Symbol	Min	-6	-5	-4	Units
Propagation Delays							
Pad to I output, no delay	All	T <sub>IOPI</sub>	0.39	0.8	0.9	1.0	ns, max
Pad to I output, with delay	XCV50	T <sub>IOPID</sub>	0.8	1.5	1.7	1.9	ns, max
	XCV100		0.8	1.5	1.7	1.9	ns, max
	XCV150		0.8	1.5	1.7	1.9	ns, max
	XCV200		0.8	1.5	1.7	1.9	ns, max
	XCV300		0.8	1.5	1.7	1.9	ns, max
	XCV400		0.9	1.8	2.0	2.3	ns, max
	XCV600		0.9	1.8	2.0	2.3	ns, max
	XCV800		1.1	2.1	2.4	2.7	ns, max
	XCV1000		1.1	2.1	2.4	2.7	ns, max
Pad to output IQ via transparent latch, no delay	All	T <sub>IOPLI</sub>	0.8	1.6	1.8	2.0	ns, max
Pad to output IQ via transparent	XCV50	T <sub>IOPLID</sub>	1.9	3.7	4.2	4.8	ns, max
latch, with delay	XCV100		1.9	3.7	4.2	4.8	ns, max
	XCV150		2.0	3.9	4.3	4.9	ns, max
	XCV200		2.0	4.0	4.4	5.1	ns, max
	XCV300		2.0	4.0	4.4	5.1	ns, max
	XCV400		2.1	4.1	4.6	5.3	ns, max
	XCV600		2.1	4.2	4.7	5.4	ns, max
	XCV800		2.2	4.4	4.9	5.6	ns, max
	XCV1000		2.3	4.5	5.1	5.8	ns, max
Sequential Delays			·				
Clock CLK	All						
Minimum Pulse Width, High		T <sub>CH</sub>	0.8	1.5	1.7	2.0	ns, min
Minimum Pulse Width, Low		T <sub>CL</sub>	0.8	1.5	1.7	2.0	ns, min
Clock CLK to output IQ		T <sub>IOCKIQ</sub>	0.2	0.7	0.7	8.0	ns, max



# Calculation of T<sub>ioop</sub> as a Function of Capacitance

 $T_{ioop}$  is the propagation delay from the O Input of the IOB to the pad. The values for  $T_{ioop}$  were based on the standard capacitive load (CsI) for each I/O standard as listed in Table 2.

Table 2: Constants for Calculating T<sub>ioop</sub>

Standard	Csl (pF)	fl (ns/pF)
LVTTL Fast Slew Rate, 2mA drive	35	0.41
LVTTL Fast Slew Rate, 4mA drive	35	0.20
LVTTL Fast Slew Rate, 6mA drive	35	0.13
LVTTL Fast Slew Rate, 8mA drive	35	0.079
LVTTL Fast Slew Rate, 12mA drive	35	0.044
LVTTL Fast Slew Rate, 16mA drive	35	0.043
LVTTL Fast Slew Rate, 24mA drive	35	0.033
LVTTL Slow Slew Rate, 2mA drive	35	0.41
LVTTL Slow Slew Rate, 4mA drive	35	0.20
LVTTL Slow Slew Rate, 6mA drive	35	0.100
LVTTL Slow Slew Rate, 8mA drive	35	0.086
LVTTL Slow Slew Rate, 12mA drive	35	0.058
LVTTL Slow Slew Rate, 16mA drive	35	0.050
LVTTL Slow Slew Rate, 24mA drive	35	0.048
LVCMOS2	35	0.041
PCI 33MHz 5V	50	0.050
PCI 33MHZ 3.3 V	10	0.050
PCI 66 MHz 3.3 V	10	0.033
GTL	0	0.014
GTL+	0	0.017
HSTL Class I	20	0.022
HSTL Class III	20	0.016
HSTL Class IV	20	0.014
SSTL2 Class I	30	0.028
SSTL2 Class II	30	0.016
SSTL3 Class I	30	0.029
SSTL3 Class II	30	0.016
СТТ	20	0.035
AGP	10	0.037

#### Notes:

- I/O parameter measurements are made with the capacitance values shown above. See Application Note XAPP133 on <u>www.xilinx.com</u> for appropriate terminations.
- I/O standard measurements are reflected in the IBIS model information except where the IBIS format precludes it.

For other capacitive loads, use the formulas below to calculate the corresponding  $T_{\text{ioop}}$ .

$$T_{ioop} = T_{ioop} + T_{opadjust} + (C_{load} - C_{sl}) * fl$$

Where:

 $T_{opadjust}$  is reported above in the Output Delay Adjustment section.

C<sub>load</sub> is the capacitive load for the design.

Table 3: Delay Measurement Methodology

Standard	ν <sub>L</sub> (1)	V <sub>H</sub> <sup>(1)</sup>	Meas. Point	V <sub>REF</sub> Typ <sup>(2)</sup>
LVTTL	0	3	1.4	-
LVCMOS2	0	2.5	1.125	-
PCI33_5	Pe	er PCI Spec		-
PCI33_3	Pe	er PCI Spec		-
PCI66_3	Pe	er PCI Spec		-
GTL	V <sub>REF</sub> -0.2	V <sub>REF</sub> +0.2	V <sub>REF</sub>	0.80
GTL+	V <sub>REF</sub> -0.2	V <sub>REF</sub> +0.2	$V_{REF}$	1.0
HSTL Class I	V <sub>REF</sub> -0.5	V <sub>REF</sub> +0.5	V <sub>REF</sub>	0.75
HSTL Class III	V <sub>REF</sub> -0.5	V <sub>REF</sub> +0.5	V <sub>REF</sub>	0.90
HSTL Class IV	V <sub>REF</sub> -0.5	V <sub>REF</sub> +0.5	V <sub>REF</sub>	0.90
SSTL3 I & II	V <sub>REF</sub> -1.0	V <sub>REF</sub> +1.0	V <sub>REF</sub>	1.5
SSTL2 I & II	V <sub>REF</sub> -0.75	V <sub>REF</sub> +0.75	V <sub>REF</sub>	1.25
CTT	V <sub>REF</sub> -0.2	V <sub>REF</sub> +0.2	V <sub>REF</sub>	1.5
AGP	V <sub>REF</sub> – (0.2xV <sub>CCO</sub> )	V <sub>REF</sub> + (0.2xV <sub>CCO</sub> )	V <sub>REF</sub>	Per AGP Spec

- Input waveform switches between V<sub>L</sub>and V<sub>H</sub>.
- 2. Measurements are made at VREF (Typ), Maximum, and Minimum. Worst-case values are reported.
- I/O parameter measurements are made with the capacitance values shown in Table 2. See Application Note XAPP133 on www.xilinx.com for appropriate terminations.
- 4. I/O standard measurements are reflected in the IBIS model information except where the IBIS format precludes it.



# I/O Standard Global Clock Input Adjustments

				Speed	Grade			
Description	Symbol	Standard <sup>(1)</sup>	Min	-6	-5	-4	Units	
Data Input Delay Adjustments								
Standard-specific global clock input delay adjustments	T <sub>GPLVTTL</sub>	LVTTL	0	0	0	0	ns, max	
	T <sub>GPLVCMOS</sub>	LVCMOS2	-0.02	-0.04	-0.04	-0.05	ns, max	
	T <sub>GPPCl33_3</sub>	PCI, 33 MHz, 3.3 V	-0.05	-0.11	-0.12	-0.14	ns, max	
	T <sub>GPPCl33_5</sub>	PCI, 33 MHz, 5.0 V	0.13	0.25	0.28	0.33	ns, max	
	T <sub>GPPCl66_3</sub>	PCI, 66 MHz, 3.3 V	-0.05	-0.11	-0.12	-0.14	ns, max	
	T <sub>GPGTL</sub>	GTL	0.7	0.8	0.9	0.9	ns, max	
	T <sub>GPGTLP</sub>	GTL+	0.7	0.8	0.8	0.8	ns, max	
	T <sub>GPHSTL</sub>	HSTL	0.7	0.7	0.7	0.7	ns, max	
	T <sub>GPSSTL2</sub>	SSTL2	0.6	0.52	0.51	0.50	ns, max	
	T <sub>GPSSTL3</sub>	SSTL3	0.6	0.6	0.55	0.54	ns, max	
	T <sub>GPCTT</sub>	СТТ	0.7	0.7	0.7	0.7	ns, max	
	T <sub>GPAGP</sub>	AGP	0.6	0.54	0.53	0.52	ns, max	

<sup>1.</sup> Input timing for GPLVTTL is measured at 1.4 V. For other I/O standards, see Table 3.



# **CLB SelectRAM Switching Characteristics**

Description	Symbol	Min	-6	-5	-4	Units
Sequential Delays						
Clock CLK to X/Y outputs (WE active) 16 x 1 mode	T <sub>SHCKO16</sub>	1.2	2.3	2.6	3.0	ns, max
Clock CLK to X/Y outputs (WE active) 32 x 1 mode	T <sub>SHCKO32</sub>	1.2	2.7	3.1	3.5	ns, max
Shift-Register Mode						
Clock CLK to X/Y outputs	T <sub>REG</sub>	1.2	3.7	4.1	4.7	ns, max
Setup and Hold Times before/after Clock CLK <sup>(1)</sup>		Se	tup Time /	Hold Time	T.	1
F/G address inputs	T <sub>AS</sub> /T <sub>AH</sub>	0.25 / 0	0.5 / 0	0.6 / 0	0.7 / 0	ns, min
BX/BY data inputs (DIN)	T <sub>DS</sub> /T <sub>DH</sub>	0.34 / 0	0.7 / 0	0.8 / 0	0.9 / 0	ns, min
CE input (WE)	T <sub>WS</sub> /T <sub>WH</sub>	0.38 / 0	0.8 / 0	0.9 / 0	1.0 / 0	ns, min
Shift-Register Mode		1		,	1	
BX/BY data inputs (DIN)	T <sub>SHDICK</sub>	0.34	0.7	0.8	0.9	ns, min
CE input (WS)	T <sub>SHCECK</sub>	0.38	0.8	0.9	1.0	ns, min
Clock CLK		-			1	
Minimum Pulse Width, High	T <sub>WPH</sub>	1.2	2.4	2.7	3.1	ns, min
Minimum Pulse Width, Low	T <sub>WPL</sub>	1.2	2.4	2.7	3.1	ns, min
Minimum clock period to meet address write cycle time	T <sub>WC</sub>	2.4	4.8	5.4	6.2	ns, min
Shift-Register Mode						
Minimum Pulse Width, High	T <sub>SRPH</sub>	1.2	2.4	2.7	3.1	ns, min
Minimum Pulse Width, Low	T <sub>SRPL</sub>	1.2	2.4	2.7	3.1	ns, min

<sup>1.</sup> A Zero "0" Hold Time listing indicates no hold time or a negative hold time. Negative values can not be guaranteed "best-case", but if a "0" is listed, there is no positive hold time.



# **Virtex Pin-to-Pin Input Parameter Guidelines**

All devices are 100% functionally tested. Listed below are representative values for typical pin locations and normal clock loading. Values are expressed in nanoseconds unless otherwise noted

# Global Clock Set-Up and Hold for LVTTL Standard, with DLL

Description	Symbol	Device	Min	-6	-5	-4	Units		
Input Setup and Hold Time Relative to Global Clock Input Signal for LVTTL Standard. For data input with different standards, adjust the setup time delay by the values shown in Input Delay Adjustments.									
No Delay Global Clock and IFF, with DLL	T <sub>PSDLL</sub> /T <sub>PHDLL</sub>	XCV50	0.40 / -0.4	1.7 /-0.4	1.8 /0.4	2.1 /-0.4	ns, min		
		XCV100	0.40 /0.4	1.7 /-0.4	1.9 /0.4	2.1 /-0.4	ns, min		
		XCV150	0.40 /0.4	1.7 /-0.4	1.9 /0.4	2.1 /-0.4	ns, min		
		XCV200	0.40 /0.4	1.7 /-0.4	1.9 /0.4	2.1 /-0.4	ns, min		
		XCV300	0.40 /0.4	1.7 /-0.4	1.9 /0.4	2.1 /-0.4	ns, min		
		XCV400	0.40 /0.4	1.7 /-0.4	1.9 /0.4	2.1 /-0.4	ns, min		
		XCV600	0.40 /0.4	1.7 /-0.4	1.9 /0.4	2.1 /-0.4	ns, min		
		XCV800	0.40 /-0.4	1.7 /-0.4	1.9 /-0.4	2.1 /-0.4	ns, min		
		XCV1000	0.40 /-0.4	1.7 /-0.4	1.9 /0.4	2.1 /-0.4	ns, min		

IFF = Input Flip-Flop or Latch

- 2. DLL output jitter is already included in the timing calculation.
- 3. A Zero "0" Hold Time listing indicates no hold time or a negative hold time. Negative values can not be guaranteed "best-case", but if a "0" is listed, there is no positive hold time.

<sup>1.</sup> Set-up time is measured relative to the Global Clock input signal with the fastest route and the lightest load. Hold time is measured relative to the Global Clock input signal with the slowest route and heaviest load.



Period Tolerance: the allowed input clock period change in nanoseconds.




Figure 1: Frequency Tolerance and Clock Jitter

# **Revision History**

Date	Version	Revision
11/98	1.0	Initial Xilinx release.
01/99	1.2	Updated package drawings and specs.
02/99	1.3	Update of package drawings, updated specifications.
05/99	1.4	Addition of package drawings and specifications.
05/99	1.5	Replaced FG 676 & FG680 package drawings.
07/99	1.6	Changed Boundary Scan Information and changed Figure 11, Boundary Scan Bit Sequence. Updated IOB Input & Output delays. Added Capacitance info for different I/O Standards. Added 5 V tolerant information. Added DLL Parameters and waveforms and new Pin-to-pin Input and Output Parameter tables for Global Clock Input to Output and Setup and Hold. Changed Configuration Information including Figures 12, 14, 17 & 19. Added device-dependent listings for quiescent currents ICCINTQ and ICCOQ. Updated IOB Input and Output Delays based on default standard of LVTTL, 12 mA, Fast Slew Rate. Added IOB Input Switching Characteristics Standard Adjustments.
09/99	1.7	Speed grade update to preliminary status, Power-on specification and Clock-to-Out Minimums additions, "0" hold time listing explanation, quiescent current listing update, and Figure 6 ADDRA input label correction. Added T <sub>IJITCC</sub> parameter, changed T <sub>OJIT</sub> to T <sub>OPHASE</sub> .
01/00	1.8	Update to speed.txt file 1.96. Corrections for CRs 111036,111137, 112697, 115479, 117153, 117154, and 117612. Modified notes for Recommended Operating Conditions (voltage and temperature). Changed Bank information for V <sub>CCO</sub> in CS144 package on p.43.



Date	Version	Revision
01/00	1.9	Updated DLL Jitter Parameter table and waveforms, added Delay Measurement Methodology table for different I/O standards, changed buffered Hex line info and Input/Output Timing measurement notes.
03/00	2.0	New TBCKO values; corrected FG680 package connection drawing; new note about status of CCLK pin after configuration.
05/00	2.1	Modified "Pins not listed" statement. Speed grade update to Final status.
05/00	2.2	Modified Table 18.
09/00	2.3	<ul> <li>Added XCV400 values to table under Minimum Clock-to-Out for Virtex Devices.</li> <li>Corrected Units column in table under IOB Input Switching Characteristics.</li> <li>Added values to table under CLB SelectRAM Switching Characteristics.</li> </ul>
10/00	2.4	<ul> <li>Corrected Pinout information for devices in the BG256, BG432, and BG560 packages in Table 18.</li> <li>Corrected BG256 Pin Function Diagram.</li> </ul>
04/02/01	2.5	<ul> <li>Revised minimums for Global Clock Set-Up and Hold for LVTTL Standard, with DLL.</li> <li>Converted file to modularized format. See the Virtex Data Sheet section.</li> </ul>
04/19/01	2.6	Clarified TIOCKP and TIOCKON IOB Output Switching Characteristics descriptors.
07/19/01	2.7	Under Absolute Maximum Ratings, changed (T <sub>SOL</sub> ) to 220 °C.
07/26/01	2.8	Removed T <sub>SOL</sub> parameter and added footnote to <b>Absolute Maximum Ratings</b> table.
10/29/01	2.9	<ul> <li>Updated the speed grade designations used in data sheets, and added Table 1, which shows the current speed grade designation for each device.</li> </ul>
02/01/02	3.0	Added footnote to DC Input and Output Levels table.
07/19/02	3.1	<ul> <li>Removed mention of MIL-M-38510/605 specification.</li> <li>Added link to xapp158 from the Power-On Power Supply Requirements section.</li> </ul>
09/10/02	3.2	Added Clock CLK to IOB Input Switching Characteristics and IOB Output Switching Characteristics.
03/01/13	4.0	The products listed in this data sheet are obsolete. See XCN10016 for further information.

# **Virtex Data Sheet**

The Virtex Data Sheet contains the following modules:

- DS003-1, Virtex 2.5V FPGAs: Introduction and Ordering Information (Module 1)
- DS003-2, Virtex 2.5V FPGAs: Functional Description (Module 2)

- DS003-3, Virtex 2.5V FPGAs:
   DC and Switching Characteristics (Module 3)
- DS003-4, Virtex 2.5V FPGAs: Pinout Tables (Module 4)

# **Product Obsolete/Under Obsolescence**







# Virtex<sup>™</sup> 2.5 V Field Programmable Gate Arrays

DS003-4 (v4.0) March 1, 2013

**Production Product Specification** 

# **Virtex Pin Definitions**

Table 1: Special Purpose Pins

Pin Name	Dedicated Pin	Direction	Description
GCK0, GCK1, GCK2, GCK3	Yes	Input	Clock input pins that connect to Global Clock Buffers. These pins become user inputs when not needed for clocks.
M0, M1, M2	Yes	Input	Mode pins are used to specify the configuration mode.
CCLK	Yes	Input or Output	The configuration Clock I/O pin: it is an input for SelectMAP and slave-serial modes, and output in master-serial mode. After configuration, it is input only, logic level = Don't Care.
PROGRAM	Yes	Input	Initiates a configuration sequence when asserted Low.
DONE	Yes	Bidirectional	Indicates that configuration loading is complete, and that the start-up sequence is in progress. The output can be open drain.
INIT	No	Bidirectional (Open-drain)	When Low, indicates that the configuration memory is being cleared. The pin becomes a user I/O after configuration.
BUSY/ DOUT	No	Output	In SelectMAP mode, BUSY controls the rate at which configuration data is loaded. The pin becomes a user I/O after configuration unless the SelectMAP port is retained.
			In bit-serial modes, DOUT provides header information to downstream devices in a daisy-chain. The pin becomes a user I/O after configuration.
D0/DIN, D1, D2, D3, D4, D5, D6, D7	No	Input or Output	In SelectMAP mode, D0 - D7 are configuration data pins. These pins become user I/Os after configuration unless the SelectMAP port is retained.  In bit-serial modes, DIN is the single data input. This pin becomes a user
		_	I/O after configuration.
WRITE	No	Input	In SelectMAP mode, the active-low Write Enable signal. The pin becomes a user I/O after configuration unless the SelectMAP port is retained.
CS	No	Input	In SelectMAP mode, the active-low Chip Select signal. The pin becomes a user I/O after configuration unless the SelectMAP port is retained.
TDI, TDO, TMS, TCK	Yes	Mixed	Boundary-scan Test-Access-Port pins, as defined in IEEE 1149.1.
DXN, DXP	Yes	N/A	Temperature-sensing diode pins. (Anode: DXP, cathode: DXN)
V <sub>CCINT</sub>	Yes	Input	Power-supply pins for the internal core logic.
V <sub>CCO</sub>	Yes	Input	Power-supply pins for the output drivers (subject to banking rules)
V <sub>REF</sub>	No	Input	Input threshold voltage pins. Become user I/Os when an external threshold voltage is not needed (subject to banking rules).
GND	Yes	Input	Ground

<sup>© 1999-2013</sup> Xilinx, Inc. All rights reserved. All Xilinx trademarks, registered trademarks, patents, and disclaimers are as listed at <a href="http://www.xilinx.com/legal.htm">http://www.xilinx.com/legal.htm</a>.
All other trademarks and registered trademarks are the property of their respective owners. All specifications are subject to change without notice.



Table 3: Virtex Pinout Tables (BGA)

Pin Name	Device	BG256	BG352	BG432	BG560
GCK0	All	Y11	AE13	AL16	AL17
GCK1	All	Y10	AF14	AK16	AJ17
GCK2	All	A10	B14	A16	D17
GCK3	All	B10	D14	D17	A17
MO	All	Y1	AD24	AH28	AJ29
M1	All	U3	AB23	AH29	AK30
M2	All	W2	AC23	AJ28	AN32
CCLK	All	B19	C3	D4	C4
PROGRAM	All	Y20	AC4	АН3	AM1
DONE	All	W19	AD3	AH4	AJ5
INIT	All	U18	AD2	AJ2	AH5
BUSY/DOUT	All	D18	E4	D3	D4
D0/DIN	All	C19	D3	C2	E4
D1	All	E20	G1	K4	K3
D2	All	G19	J3	K2	L4
D3	All	J19	M3	P4	P3
D4	All	M19	R3	V4	W4
D5	All	P19	U4	AB1	AB5
D6	All	T20	V3	AB3	AC4
D7	All	V19	AC3	AG4	AJ4
WRITE	All	A19	D5	B4	D6
CS	All	B18	C4	D5	A2
TDI	All	C17	В3	В3	D5
TDO	All	A20	D4	C4	E6
TMS	All	D3	D23	D29	B33
TCK	All	A1	C24	D28	E29
DXN	All	W3	AD23	AH27	AK29
DXP	All	V4	AE24	AK29	AJ28



Table 3: Virtex Pinout Tables (BGA) (Continued)

Pin Name	Device	BG256	BG352	BG432	BG560
VCCINT  Notes:  Superset includes all pins, including the ones in bold type. Subset excludes pins in bold type.  In BG352, for XCV300 all the VCCINT pins in the superset must be connected. For XCV150/200, VCCINT pins in the subset must be connected, and pins in bold type can be left unconnected (these unconnected pins cannot be used as user I/O.)  In BG432, for XCV400/600/800 all VCCINT pins in the superset must be connected. For XCV300, VCCINT pins in the superset must be connected. For XCV300, VCCINT pins in the subset must be connected, and pins in bold type can be left unconnected (these unconnected pins cannot be used as user I/O.)  In BG560, for XCV800/1000 all VCCINT pins in the superset must be connected. For XCV400/600, VCCINT pins in the superset must be connected. For XCV400/600, VCCINT pins in the subset must be connected, and pins in bold type can be left unconnected (these unconnected pins cannot be used as user I/O.)	XCV50/100	C10, D6, D15, F4, F17, L3, L18, R4, R17, U6, U15, V10	N/A	N/A	N/A
	XCV150/200/300	Same as above	A20, C14, D10, J24, K4, P2, P25, V24, W2, AC10, AE14, AE19, B16, D12, L1, L25, R23, T1, AF11, AF16	A10, A17, B23, C14, C19, K3, K29, N2, N29, T1, T29, W2, W31, AB2, AB30, AJ10, AJ16, AK13, AK19, AK22, B26, C7, F1, F30, AE29, AF1, AH8, AH24	N/A
	XCV400/600/800/1000	N/A	N/A	Same as above	A21, B14, B18, B28, C24, E9, E12, F2, H30, J1, K32, N1, N33, U5, U30, Y2, Y31, AD2, AD32, AG3, AG31, AK8, AK11, AK17, AK20, AL14, AL27, AN25, B12, C22, M3, N29, AB2, AB32, AJ13, AL22
V <sub>CCO</sub> , Bank 0	All	D7, D8	A17, B25, D19	A21, C29, D21	A22, A26, A30, B19, B32
V <sub>CCO</sub> , Bank 1	All	D13, D14	A10, D7, D13	A1, A11, D11	A10, A16, B13, C3, E5
V <sub>CCO</sub> , Bank 2	All	G17, H17	B2, H4, K1	C3, L1, L4	B2, D1, H1, M1, R2
V <sub>CCO</sub> , Bank 3	All	N17, P17	P4, U1, Y4	AA1, AA4, AJ3	V1, AA2, AD1, AK1, AL2
V <sub>CCO</sub> , Bank 4	All	U13, U14	AC8, AE2, AF10	AH11, AL1, AL11	AM2, AM15, AN4, AN8, AN12
V <sub>CCO</sub> , Bank 5	All	U7, U8	AC14, AC20, AF17	AH21, AJ29, AL21	AL31, AM21, AN18, AN24, AN30
V <sub>CCO</sub> , Bank 6	All	N4, P4	U26, W23, AE25	AA28, AA31, AL31	W32, AB33, AF33, AK33, AM32



# **FG256 Pin Function Diagram**




Figure 8: FG256 Pin Function Diagram