

Welcome to **E-XFL.COM** 

**Understanding Embedded - FPGAs (Field Programmable Gate Array)** 

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

#### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

| Details                        |  |
|--------------------------------|--|
| Product Status                 | Obsolete   |
| Number of LABs/CLBs            | 1176   |
| Number of Logic Elements/Cells | 5292   |
| Total RAM Bits                 | 57344  |
| Number of I/O                  | 180  |
| Number of Gates                | 236666   |
| Voltage - Supply               | 2.375V ~ 2.625V  |
| Mounting Type                  | Surface Mount  |
| Operating Temperature          | 0°C ~ 85°C (TJ)  |
| Package / Case                 | 256-BBGA   |
| Supplier Device Package        | 256-PBGA (27x27)   |
| Purchase URL                   | https://www.e-xfl.com/product-detail/xilinx/xcv200-6bg256c |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



## **Revision History**

| Date        | Version | Revision   |
|-------------|---------|--|
| 11/98       | 1.0     | Initial Xilinx release.  |
| 01/99-02/99 | 1.2-1.3 | Both versions updated package drawings and specs.  |
| 05/99       | 1.4     | Addition of package drawings and specifications.   |
| 05/99       | 1.5     | Replaced FG 676 & FG680 package drawings.  |
| 07/99       | 1.6     | Changed Boundary Scan Information and changed Figure 11, Boundary Scan Bit Sequence. Updated IOB Input & Output delays. Added Capacitance info for different I/O Standards. Added 5 V tolerant information. Added DLL Parameters and waveforms and new Pin-to-pin Input and Output Parameter tables for Global Clock Input to Output and Setup and Hold. Changed Configuration Information including Figures 12, 14, 17 & 19. Added device-dependent listings for quiescent currents ICCINTQ and ICCOQ. Updated IOB Input and Output Delays based on default standard of LVTTL, 12 mA, Fast Slew Rate. Added IOB Input Switching Characteristics Standard Adjustments. |
| 09/99       | 1.7     | Speed grade update to preliminary status, Power-on specification and Clock-to-Out Minimums additions, "0" hold time listing explanation, quiescent current listing update, and Figure 6 ADDRA input label correction. Added T <sub>IJITCC</sub> parameter, changed T <sub>OJIT</sub> to T <sub>OPHASE</sub> .  |
| 01/00       | 1.8     | Update to speed.txt file 1.96. Corrections for CRs 111036,111137, 112697, 115479, 117153, 117154, and 117612. Modified notes for Recommended Operating Conditions (voltage and temperature). Changed Bank information for V <sub>CCO</sub> in CS144 package on p.43.   |
| 01/00       | 1.9     | Updated DLL Jitter Parameter table and waveforms, added Delay Measurement Methodology table for different I/O standards, changed buffered Hex line info and Input/Output Timing measurement notes.   |
| 03/00       | 2.0     | New TBCKO values; corrected FG680 package connection drawing; new note about status of CCLK pin after configuration.   |
| 05/00       | 2.1     | Modified "Pins not listed" statement. Speed grade update to Final status.  |
| 05/00       | 2.2     | Modified Table 18.   |
| 09/00       | 2.3     | <ul> <li>Added XCV400 values to table under Minimum Clock-to-Out for Virtex Devices.</li> <li>Corrected Units column in table under IOB Input Switching Characteristics.</li> <li>Added values to table under CLB SelectRAM Switching Characteristics.</li> </ul>  |
| 10/00       | 2.4     | <ul> <li>Corrected Pinout information for devices in the BG256, BG432, and BG560 packages in Table 18.</li> <li>Corrected BG256 Pin Function Diagram.</li> </ul>   |
| 04/01       | 2.5     | <ul> <li>Revised minimums for Global Clock Set-Up and Hold for LVTTL Standard, with DLL.</li> <li>Converted file to modularized format. See Virtex Data Sheet section.</li> </ul>  |
| 03/13       | 4.0     | The products listed in this data sheet are obsolete. See XCN10016 for further information.   |

## **Virtex Data Sheet**

The Virtex Data Sheet contains the following modules:

- DS003-1, Virtex 2.5V FPGAs: Introduction and Ordering Information (Module 1)
- DS003-2, Virtex 2.5V FPGAs: Functional Description (Module 2)

- DS003-3, Virtex 2.5V FPGAs: DC and Switching Characteristics (Module 3)
- DS003-4, Virtex 2.5V FPGAs: Pinout Tables (Module 4)




DS003-2 (v4.0) March 1, 2013

# Virtex<sup>™</sup> 2.5 V Field Programmable Gate Arrays

#### **Product Specification**

The output buffer and all of the IOB control signals have independent polarity controls.



vao\_b.eps

Figure 1: Virtex Architecture Overview

All pads are protected against damage from electrostatic discharge (ESD) and from over-voltage transients. Two forms of over-voltage protection are provided, one that permits 5 V compliance, and one that does not. For 5 V compliance, a Zener-like structure connected to ground turns on when the output rises to approximately 6.5 V. When PCI 3.3 V compliance is required, a conventional clamp diode is connected to the output supply voltage,  $V_{\rm CCO}$ .

Optional pull-up and pull-down resistors and an optional weak-keeper circuit are attached to each pad. Prior to configuration, all pins not involved in configuration are forced into their high-impedance state. The pull-down resistors and the weak-keeper circuits are inactive, but inputs can optionally be pulled up.

The activation of pull-up resistors prior to configuration is controlled on a global basis by the configuration mode pins. If the pull-up resistors are not activated, all the pins will float. Consequently, external pull-up or pull-down resistors must be provided on pins required to be at a well-defined logic level prior to configuration.

All Virtex IOBs support IEEE 1149.1-compatible boundary scan testing.

# **Architectural Description**

## **Virtex Array**

The Virtex user-programmable gate array, shown in Figure 1, comprises two major configurable elements: configurable logic blocks (CLBs) and input/output blocks (IOBs).

- CLBs provide the functional elements for constructing logic
- IOBs provide the interface between the package pins and the CLBs

CLBs interconnect through a general routing matrix (GRM). The GRM comprises an array of routing switches located at the intersections of horizontal and vertical routing channels. Each CLB nests into a VersaBlock™ that also provides local routing resources to connect the CLB to the GRM.

The VersaRing<sup>™</sup> I/O interface provides additional routing resources around the periphery of the device. This routing improves I/O routability and facilitates pin locking.

The Virtex architecture also includes the following circuits that connect to the GRM.

- Dedicated block memories of 4096 bits each
- Clock DLLs for clock-distribution delay compensation and clock domain control
- 3-State buffers (BUFTs) associated with each CLB that drive dedicated segmentable horizontal routing resources

Values stored in static memory cells control the configurable logic elements and interconnect resources. These values load into the memory cells on power-up, and can reload if necessary to change the function of the device.

## Input/Output Block

The Virtex IOB, Figure 2, features SelectIO™ inputs and outputs that support a wide variety of I/O signalling standards, see Table 1.

The three IOB storage elements function either as edge-triggered D-type flip-flops or as level sensitive latches. Each IOB has a clock signal (CLK) shared by the three flip-flops and independent clock enable signals for each flip-flop.

In addition to the CLK and CE control signals, the three flip-flops share a Set/Reset (SR). For each flip-flop, this signal can be independently configured as a synchronous Set, a synchronous Reset, an asynchronous Preset, or an asynchronous Clear.

© 1999-2013 Xilinx, Inc. All rights reserved. All Xilinx trademarks, registered trademarks, patents, and disclaimers are as listed at <a href="http://www.xilinx.com/legal.htm">http://www.xilinx.com/legal.htm</a>.
All other trademarks and registered trademarks are the property of their respective owners. All specifications are subject to change without notice.



Each block SelectRAM cell, as illustrated in Figure 6, is a fully synchronous dual-ported 4096-bit RAM with independent control signals for each port. The data widths of the two ports can be configured independently, providing built-in bus-width conversion.




Figure 6: Dual-Port Block SelectRAM

Table 4 shows the depth and width aspect ratios for the block SelectRAM.

Table 4: Block SelectRAM Port Aspect Ratios

| Width | Depth | ADDR Bus   | Data Bus   |
|-------|-------|------------|------------|
| 1     | 4096  | ADDR<11:0> | DATA<0>    |
| 2     | 2048  | ADDR<10:0> | DATA<1:0>  |
| 4     | 1024  | ADDR<9:0>  | DATA<3:0>  |
| 8     | 512   | ADDR<8:0>  | DATA<7:0>  |
| 16    | 256   | ADDR<7:0>  | DATA<15:0> |

The Virtex block SelectRAM also includes dedicated routing to provide an efficient interface with both CLBs and other block SelectRAMs. Refer to XAPP130 for block SelectRAM timing waveforms.

#### **Programmable Routing Matrix**

It is the longest delay path that limits the speed of any worst-case design. Consequently, the Virtex routing architecture and its place-and-route software were defined in a single optimization process. This joint optimization minimizes long-path delays, and consequently, yields the best system performance.

The joint optimization also reduces design compilation times because the architecture is software-friendly. Design cycles are correspondingly reduced due to shorter design iteration times.




Figure 7: Virtex Local Routing

#### Local Routing

The VersaBlock provides local routing resources, as shown in Figure 7, providing the following three types of connections.

- Interconnections among the LUTs, flip-flops, and GRM
- Internal CLB feedback paths that provide high-speed connections to LUTs within the same CLB, chaining them together with minimal routing delay
- Direct paths that provide high-speed connections between horizontally adjacent CLBs, eliminating the delay of the GRM.



ers with a common user interface regardless of their choice of entry and verification tools. The XDM software simplifies the selection of implementation options with pull-down menus and on-line help.

Application programs ranging from schematic capture to Placement and Routing (PAR) can be accessed through the XDM software. The program command sequence is generated prior to execution, and stored for documentation.

Several advanced software features facilitate Virtex design. RPMs, for example, are schematic-based macros with relative location constraints to guide their placement. They help ensure optimal implementation of common functions.

For HDL design entry, the Xilinx FPGA Foundation development system provides interfaces to the following synthesis design environments.

- Synopsys (FPGA Compiler, FPGA Express)
- Exemplar (Spectrum)
- Synplicity (Synplify)

For schematic design entry, the Xilinx FPGA Foundation and alliance development system provides interfaces to the following schematic-capture design environments.

- Mentor Graphics V8 (Design Architect, QuickSim II)
- Viewlogic Systems (Viewdraw)

Third-party vendors support many other environments.

A standard interface-file specification, Electronic Design Interchange Format (EDIF), simplifies file transfers into and out of the development system.

Virtex FPGAs supported by a unified library of standard functions. This library contains over 400 primitives and macros, ranging from 2-input AND gates to 16-bit accumulators, and includes arithmetic functions, comparators, counters, data registers, decoders, encoders, I/O functions, latches, Boolean functions, multiplexers, shift registers, and barrel shifters.

The "soft macro" portion of the library contains detailed descriptions of common logic functions, but does not contain any partitioning or placement information. The performance of these macros depends, therefore, on the partitioning and placement obtained during implementation.

RPMs, on the other hand, do contain predetermined partitioning and placement information that permits optimal implementation of these functions. Users can create their own library of soft macros or RPMs based on the macros and primitives in the standard library.

The design environment supports hierarchical design entry, with high-level schematics that comprise major functional blocks, while lower-level schematics define the logic in these blocks. These hierarchical design elements are automatically combined by the implementation tools. Different design entry tools can be combined within a hierarchical

design, thus allowing the most convenient entry method to be used for each portion of the design.

## **Design Implementation**

The place-and-route tools (PAR) automatically provide the implementation flow described in this section. The partitioner takes the EDIF net list for the design and maps the logic into the architectural resources of the FPGA (CLBs and IOBs, for example). The placer then determines the best locations for these blocks based on their interconnections and the desired performance. Finally, the router interconnects the blocks.

The PAR algorithms support fully automatic implementation of most designs. For demanding applications, however, the user can exercise various degrees of control over the process. User partitioning, placement, and routing information is optionally specified during the design-entry process. The implementation of highly structured designs can benefit greatly from basic floor planning.

The implementation software incorporates Timing Wizard® timing-driven placement and routing. Designers specify timing requirements along entire paths during design entry. The timing path analysis routines in PAR then recognize these user-specified requirements and accommodate them.

Timing requirements are entered on a schematic in a form directly relating to the system requirements, such as the targeted clock frequency, or the maximum allowable delay between two registers. In this way, the overall performance of the system along entire signal paths is automatically tailored to user-generated specifications. Specific timing information for individual nets is unnecessary.

#### **Design Verification**

In addition to conventional software simulation, FPGA users can use in-circuit debugging techniques. Because Xilinx devices are infinitely reprogrammable, designs can be verified in real time without the need for extensive sets of software simulation vectors.


The development system supports both software simulation and in-circuit debugging techniques. For simulation, the system extracts the post-layout timing information from the design database, and back-annotates this information into the net list for use by the simulator. Alternatively, the user can verify timing-critical portions of the design using the TRACE® static timing analyzer.

For in-circuit debugging, the development system includes a download and readback cable. This cable connects the FPGA in the target system to a PC or workstation. After downloading the design into the FPGA, the designer can single-step the logic, readback the contents of the flip-flops, and so observe the internal logic state. Simple modifications can be downloaded into the system in a matter of minutes.



Table 8: Master/Slave Serial Mode Programming Switching

|       | Description  | Figure<br>References | Symbol                               | Values       | Units    |
|-------|--|----------------------|--------------------------------------|--------------|----------|
|       | DIN setup/hold, slave mode                               | 1/2                  | T <sub>DCC</sub> /T <sub>CCD</sub>   | 5.0 / 0      | ns, min  |
|       | DIN setup/hold, master mode                              | 1/2                  | T <sub>DSCK</sub> /T <sub>CKDS</sub> | 5.0 / 0      | ns, min  |
|       | DOUT   | 3                    | T <sub>CCO</sub>                     | 12.0         | ns, max  |
| CCLK  | High time  | 4                    | T <sub>CCH</sub>                     | 5.0          | ns, min  |
| OOLIK | Low time   | 5                    | T <sub>CCL</sub>                     | 5.0          | ns, min  |
|       | Maximum Frequency  |                      | F <sub>CC</sub>                      | 66           | MHz, max |
|       | Frequency Tolerance, master mode with respect to nominal |                      |                                      | +45%<br>-30% |          |



Note 1: If none of the Virtex FPGAs have been selected to drive DONE, an external pull-up resistor of 330  $\Omega$  should be added to the common DONE line. (For Spartan-XL devices, add a 4.7K  $\Omega$  pull-up resistor.) This pull-up is not needed if the DriveDONE attribute is set. If used, DriveDONE should be selected only for the last device in the configuration chain.

xcv\_12\_050103

Figure 12: Master/Slave Serial Mode Circuit Diagram




Figure 13: Slave-Serial Mode Programming Switching Characteristics




Figure 15: Serial Configuration Flowchart

After configuration, the pins of the SelectMAP port can be used as additional user I/O. Alternatively, the port can be retained to permit high-speed 8-bit readback.

Retention of the SelectMAP port is selectable on a design-by-design basis when the bitstream is generated. If retention is selected, PROHIBIT constraints are required to prevent the SelectMAP-port pins from being used as user I/O.

Multiple Virtex FPGAs can be configured using the Select-MAP mode, and be made to start-up simultaneously. To configure multiple devices in this way, wire the individual CCLK, Data,  $\overline{\text{WRITE}}$ , and BUSY pins of all the devices in parallel. The individual devices are loaded separately by asserting the  $\overline{\text{CS}}$  pin of each device in turn and writing the appropriate data. see Table 9 for SelectMAP Write Timing Characteristics.

Table 9: SelectMAP Write Timing Characteristics

|      | Description                         |     | Symbol                                   |           | Units    |
|------|-------------------------------------|-----|--|-----------|----------|
|      | D <sub>0-7</sub> Setup/Hold         | 1/2 | T <sub>SMDCC</sub> /T <sub>SMCCD</sub>   | 5.0 / 1.7 | ns, min  |
|      | CS Setup/Hold                       | 3/4 | T <sub>SMCSCC</sub> /T <sub>SMCCCS</sub> | 7.0 / 1.7 | ns, min  |
| CCLK | WRITE Setup/Hold                    | 5/6 | T <sub>SMCCW</sub> /T <sub>SMWCC</sub>   | 7.0 / 1.7 | ns, min  |
| COLK | BUSY Propagation Delay              | 7   | T <sub>SMCKBY</sub>                      | 12.0      | ns, max  |
|      | Maximum Frequency                   |     | F <sub>CC</sub>                          | 66        | MHz, max |
|      | Maximum Frequency with no handshake |     | F <sub>CCNH</sub>                        | 50        | MHz, max |

#### Write

Write operations send packets of configuration data into the FPGA. The sequence of operations for a multi-cycle write operation is shown below. Note that a configuration packet can be split into many such sequences. The packet does not have to complete within one assertion of  $\overline{CS}$ , illustrated in Figure 16.

- 1. Assert WRITE and CS Low. Note that when CS is asserted on successive CCLKs, WRITE must remain either asserted or de-asserted. Otherwise an abort will be initiated, as described below.
- 2. Drive data onto D[7:0]. Note that to avoid contention, the data source should not be enabled while  $\overline{CS}$  is Low and  $\overline{WRITE}$  is High. Similarly, while  $\overline{WRITE}$  is High, no more that one  $\overline{CS}$  should be asserted.



- At the rising edge of CCLK: If BUSY is Low, the data is accepted on this clock. If BUSY is High (from a previous write), the data is not accepted. Acceptance will instead occur on the first clock after BUSY goes Low, and the data must be held until this has happened.
- 4. Repeat steps 2 and 3 until all the data has been sent.
- 5. De-assert  $\overline{\text{CS}}$  and  $\overline{\text{WRITE}}$ .

A flowchart for the write operation appears in Figure 17. Note that if CCLK is slower than  $f_{\text{CCNH}}$ , the FPGA never asserts BUSY. In this case, the above handshake is unnecessary, and data can simply be entered into the FPGA every CCLK cycle.




Figure 16: Write Operations






Figure 17: SelectMAP Flowchart for Write Operation

#### **Abort**

During a given assertion of  $\overline{\text{CS}}$ , the user cannot switch from a write to a read, or vice-versa. This action causes the current packet command to be aborted. The device will remain BUSY until the aborted operation has completed. Following an abort, data is assumed to be unaligned to word boundar-

ies, and the FPGA requires a new synchronization word prior to accepting any new packets.

To initiate an abort during a write operation, de-assert WRITE. At the rising edge of CCLK, an abort is initiated, as shown in Figure 18.



|   |  | Speed Grade |         |             |         |         |
|---|--|-------------|---------|-------------|---------|---------|
| Description   | Symbol                                     | Min         | -6      | -5          | -4      | Units   |
| Clock CLK to Pad delay with OBUFT enabled (non-3-state)           | T <sub>IOCKP</sub>                         | 1.0         | 2.9     | 3.2         | 3.5     | ns, max |
| Clock CLK to Pad high-impedance (synchronous) <sup>(1)</sup>      | T <sub>IOCKHZ</sub>                        | 1.1         | 2.3     | 2.5         | 2.9     | ns, max |
| Clock CLK to valid data on Pad delay, plus enable delay for OBUFT | T <sub>IOCKON</sub>                        | 1.5         | 3.4     | 3.7         | 4.1     | ns, max |
| Setup and Hold Times before/after Clock                           | CLK <sup>(2)</sup>                         |             | Setup   | Time / Hold | Time    | 1       |
| O input   | T <sub>IOOCK</sub> /T <sub>IOCKO</sub>     | 0.51 / 0    | 1.1 / 0 | 1.2 / 0     | 1.3 / 0 | ns, min |
| OCE input   | T <sub>IOOCECK</sub> /T <sub>IOCKOCE</sub> | 0.37 / 0    | 0.8 / 0 | 0.9 / 0     | 1.0 / 0 | ns, min |
| SR input (OFF)  | T <sub>IOSRCKO</sub> /T <sub>IOCKOSR</sub> | 0.52 / 0    | 1.1 / 0 | 1.2 / 0     | 1.4 / 0 | ns, min |
| 3-State Setup Times, T input                                      | T <sub>IOTCK</sub> /T <sub>IOCKT</sub>     | 0.34 / 0    | 0.7 / 0 | 0.8 / 0     | 0.9 / 0 | ns, min |
| 3-State Setup Times, TCE input                                    | T <sub>IOTCECK</sub> /T <sub>IOCKTCE</sub> | 0.41 / 0    | 0.9 / 0 | 0.9 / 0     | 1.1 / 0 | ns, min |
| 3-State Setup Times, SR input (TFF)                               | T <sub>IOSRCKT</sub> /T <sub>IOCKTSR</sub> | 0.49 / 0    | 1.0 / 0 | 1.1 / 0     | 1.3 / 0 | ns, min |
| Set/Reset Delays  |  |             |         |             |         |         |
| SR input to Pad (asynchronous)                                    | T <sub>IOSRP</sub>                         | 1.6         | 3.8     | 4.1         | 4.6     | ns, max |
| SR input to Pad high-impedance (asynchronous) <sup>(1)</sup>      | T <sub>IOSRHZ</sub>                        | 1.6         | 3.1     | 3.4         | 3.9     | ns, max |
| SR input to valid data on Pad (asynchronous)                      | T <sub>IOSRON</sub>                        | 2.0         | 4.2     | 4.6         | 5.1     | ns, max |
| GSR to Pad  | T <sub>IOGSRQ</sub>                        | 4.9         | 9.7     | 10.9        | 12.5    | ns, max |

- 1. 3-state turn-off delays should not be adjusted.
- 2. A Zero "0" Hold Time listing indicates no hold time or a negative hold time. Negative values can not be guaranteed "best-case", but if a "0" is listed, there is no positive hold time.



# Calculation of T<sub>ioop</sub> as a Function of Capacitance

 $T_{ioop}$  is the propagation delay from the O Input of the IOB to the pad. The values for  $T_{ioop}$  were based on the standard capacitive load (CsI) for each I/O standard as listed in Table 2.

Table 2: Constants for Calculating T<sub>ioop</sub>

| Standard                         | Csl<br>(pF) | fl<br>(ns/pF) |
|----------------------------------|-------------|---------------|
| LVTTL Fast Slew Rate, 2mA drive  | 35          | 0.41          |
| LVTTL Fast Slew Rate, 4mA drive  | 35          | 0.20          |
| LVTTL Fast Slew Rate, 6mA drive  | 35          | 0.13          |
| LVTTL Fast Slew Rate, 8mA drive  | 35          | 0.079         |
| LVTTL Fast Slew Rate, 12mA drive | 35          | 0.044         |
| LVTTL Fast Slew Rate, 16mA drive | 35          | 0.043         |
| LVTTL Fast Slew Rate, 24mA drive | 35          | 0.033         |
| LVTTL Slow Slew Rate, 2mA drive  | 35          | 0.41          |
| LVTTL Slow Slew Rate, 4mA drive  | 35          | 0.20          |
| LVTTL Slow Slew Rate, 6mA drive  | 35          | 0.100         |
| LVTTL Slow Slew Rate, 8mA drive  | 35          | 0.086         |
| LVTTL Slow Slew Rate, 12mA drive | 35          | 0.058         |
| LVTTL Slow Slew Rate, 16mA drive | 35          | 0.050         |
| LVTTL Slow Slew Rate, 24mA drive | 35          | 0.048         |
| LVCMOS2                          | 35          | 0.041         |
| PCI 33MHz 5V                     | 50          | 0.050         |
| PCI 33MHZ 3.3 V                  | 10          | 0.050         |
| PCI 66 MHz 3.3 V                 | 10          | 0.033         |
| GTL                              | 0           | 0.014         |
| GTL+                             | 0           | 0.017         |
| HSTL Class I                     | 20          | 0.022         |
| HSTL Class III                   | 20          | 0.016         |
| HSTL Class IV                    | 20          | 0.014         |
| SSTL2 Class I                    | 30          | 0.028         |
| SSTL2 Class II                   | 30          | 0.016         |
| SSTL3 Class I                    | 30          | 0.029         |
| SSTL3 Class II                   | 30          | 0.016         |
| СТТ                              | 20          | 0.035         |
| AGP                              | 10          | 0.037         |

#### Notes:

- I/O parameter measurements are made with the capacitance values shown above. See Application Note XAPP133 on <u>www.xilinx.com</u> for appropriate terminations.
- I/O standard measurements are reflected in the IBIS model information except where the IBIS format precludes it.

For other capacitive loads, use the formulas below to calculate the corresponding  $T_{\text{ioop}}$ .

$$T_{ioop} = T_{ioop} + T_{opadjust} + (C_{load} - C_{sl}) * fl$$

Where:

 $T_{opadjust}$  is reported above in the Output Delay Adjustment section.

C<sub>load</sub> is the capacitive load for the design.

Table 3: Delay Measurement Methodology

| Standard       | ν <sub>L</sub> (1)                         | V <sub>H</sub> <sup>(1)</sup>              | Meas.<br>Point   | V <sub>REF</sub><br>Typ <sup>(2)</sup> |
|----------------|--|--|------------------|--|
| LVTTL          | 0  | 3  | 1.4              | -                                      |
| LVCMOS2        | 0  | 2.5  | 1.125            | -                                      |
| PCI33_5        | Pe   | er PCI Spec                                |                  | -                                      |
| PCI33_3        | Pe   | er PCI Spec                                |                  | -                                      |
| PCI66_3        | Pe   | er PCI Spec                                |                  | -                                      |
| GTL            | V <sub>REF</sub> -0.2                      | V <sub>REF</sub> +0.2                      | V <sub>REF</sub> | 0.80                                   |
| GTL+           | V <sub>REF</sub> -0.2                      | V <sub>REF</sub> +0.2                      | V <sub>REF</sub> | 1.0                                    |
| HSTL Class I   | V <sub>REF</sub> -0.5                      | V <sub>REF</sub> +0.5                      | V <sub>REF</sub> | 0.75                                   |
| HSTL Class III | V <sub>REF</sub> -0.5                      | V <sub>REF</sub> +0.5                      | V <sub>REF</sub> | 0.90                                   |
| HSTL Class IV  | V <sub>REF</sub> -0.5                      | V <sub>REF</sub> +0.5                      | V <sub>REF</sub> | 0.90                                   |
| SSTL3 I & II   | V <sub>REF</sub> -1.0                      | V <sub>REF</sub> +1.0                      | V <sub>REF</sub> | 1.5                                    |
| SSTL2 I & II   | V <sub>REF</sub> -0.75                     | V <sub>REF</sub> +0.75                     | $V_{REF}$        | 1.25                                   |
| CTT            | V <sub>REF</sub> -0.2                      | V <sub>REF</sub> +0.2                      | V <sub>REF</sub> | 1.5                                    |
| AGP            | V <sub>REF</sub> – (0.2xV <sub>CCO</sub> ) | V <sub>REF</sub> + (0.2xV <sub>CCO</sub> ) | V <sub>REF</sub> | Per<br>AGP<br>Spec                     |

- Input waveform switches between V<sub>L</sub>and V<sub>H</sub>.
- 2. Measurements are made at VREF (Typ), Maximum, and Minimum. Worst-case values are reported.
- I/O parameter measurements are made with the capacitance values shown in Table 2. See Application Note XAPP133 on www.xilinx.com for appropriate terminations.
- 4. I/O standard measurements are reflected in the IBIS model information except where the IBIS format precludes it.



## **Clock Distribution Guidelines**

|  |         |                       | Speed Grade |      |      |         |
|--|---------|-----------------------|-------------|------|------|---------|
| Description                              | Device  | Symbol                | -6          | -5   | -4   | Units   |
| Global Clock Skew <sup>(1)</sup>         |         |                       |             |      |      |         |
| Global Clock Skew between IOB Flip-flops | XCV50   | T <sub>GSKEWIOB</sub> | 0.10        | 0.12 | 0.14 | ns, max |
|  | XCV100  |                       | 0.12        | 0.13 | 0.15 | ns, max |
|  | XCV150  |                       | 0.12        | 0.13 | 0.15 | ns, max |
|  | XCV200  |                       | 0.13        | 0.14 | 0.16 | ns, max |
|  | XCV300  |                       | 0.14        | 0.16 | 0.18 | ns, max |
|  | XCV400  |                       | 0.13        | 0.13 | 0.14 | ns, max |
|  | XCV600  |                       | 0.14        | 0.15 | 0.17 | ns, max |
|  | XCV800  |                       | 0.16        | 0.17 | 0.20 | ns, max |
|  | XCV1000 |                       | 0.20        | 0.23 | 0.25 | ns, max |

#### Notes:

## **Clock Distribution Switching Characteristics**

|   |                   |      | Speed Grade |            |     |         |
|---|-------------------|------|-------------|------------|-----|---------|
| Description                             | Symbol            | Min  | -6          | <b>-</b> 5 | -4  | Units   |
| GCLK IOB and Buffer                     |                   |      |             |            |     |         |
| Global Clock PAD to output.             | T <sub>GPIO</sub> | 0.33 | 0.7         | 0.8        | 0.9 | ns, max |
| Global Clock Buffer I input to O output | T <sub>GIO</sub>  | 0.34 | 0.7         | 0.8        | 0.9 | ns, max |

<sup>1.</sup> These clock-skew delays are provided for guidance only. They reflect the delays encountered in a typical design under worst-case conditions. Precise values for a particular design are provided by the timing analyzer.



## **CLB SelectRAM Switching Characteristics**

|  |                                  | Speed Grade |            |           |         |         |
|--|----------------------------------|-------------|------------|-----------|---------|---------|
| Description  | Symbol                           | Min         | -6         | -5        | -4      | Units   |
| Sequential Delays  |                                  |             |            |           |         |         |
| Clock CLK to X/Y outputs (WE active) 16 x 1 mode           | T <sub>SHCKO16</sub>             | 1.2         | 2.3        | 2.6       | 3.0     | ns, max |
| Clock CLK to X/Y outputs (WE active) 32 x 1 mode           | T <sub>SHCKO32</sub>             | 1.2         | 2.7        | 3.1       | 3.5     | ns, max |
| Shift-Register Mode  |                                  |             |            |           |         |         |
| Clock CLK to X/Y outputs                                   | T <sub>REG</sub>                 | 1.2         | 3.7        | 4.1       | 4.7     | ns, max |
| Setup and Hold Times before/after Clock CLK <sup>(1)</sup> |                                  | Se          | tup Time / | Hold Time | T.      | ·       |
| F/G address inputs   | T <sub>AS</sub> /T <sub>AH</sub> | 0.25 / 0    | 0.5 / 0    | 0.6 / 0   | 0.7 / 0 | ns, min |
| BX/BY data inputs (DIN)                                    | T <sub>DS</sub> /T <sub>DH</sub> | 0.34 / 0    | 0.7 / 0    | 0.8 / 0   | 0.9 / 0 | ns, min |
| CE input (WE)  | T <sub>WS</sub> /T <sub>WH</sub> | 0.38 / 0    | 0.8 / 0    | 0.9 / 0   | 1.0 / 0 | ns, min |
| Shift-Register Mode  |                                  | 1           |            | ,         | 1       | 1       |
| BX/BY data inputs (DIN)                                    | T <sub>SHDICK</sub>              | 0.34        | 0.7        | 0.8       | 0.9     | ns, min |
| CE input (WS)  | T <sub>SHCECK</sub>              | 0.38        | 0.8        | 0.9       | 1.0     | ns, min |
| Clock CLK  |                                  | -           |            |           | 1       | 1       |
| Minimum Pulse Width, High                                  | T <sub>WPH</sub>                 | 1.2         | 2.4        | 2.7       | 3.1     | ns, min |
| Minimum Pulse Width, Low                                   | T <sub>WPL</sub>                 | 1.2         | 2.4        | 2.7       | 3.1     | ns, min |
| Minimum clock period to meet address write cycle time      | T <sub>WC</sub>                  | 2.4         | 4.8        | 5.4       | 6.2     | ns, min |
| Shift-Register Mode  |                                  |             |            |           |         |         |
| Minimum Pulse Width, High                                  | T <sub>SRPH</sub>                | 1.2         | 2.4        | 2.7       | 3.1     | ns, min |
| Minimum Pulse Width, Low                                   | T <sub>SRPL</sub>                | 1.2         | 2.4        | 2.7       | 3.1     | ns, min |

<sup>1.</sup> A Zero "0" Hold Time listing indicates no hold time or a negative hold time. Negative values can not be guaranteed "best-case", but if a "0" is listed, there is no positive hold time.



## **Virtex Pin-to-Pin Input Parameter Guidelines**

All devices are 100% functionally tested. Listed below are representative values for typical pin locations and normal clock loading. Values are expressed in nanoseconds unless otherwise noted

## Global Clock Set-Up and Hold for LVTTL Standard, with DLL

| Description  | Symbol                                 | Device  | Min         | -6        | -5        | -4        | Units      |  |  |
|--|--|---------|-------------|-----------|-----------|-----------|------------|--|--|
| Input Setup and Hold Time Relative to Global Clock Input Signal for LVTTL Standard. For data input with different standards, adjust the setup time delay by the values shown in Input Delay Adjustments. |  |         |             |           |           |           |            |  |  |
| No Delay<br>Global Clock and IFF, with DLL   | T <sub>PSDLL</sub> /T <sub>PHDLL</sub> | XCV50   | 0.40 / -0.4 | 1.7 /-0.4 | 1.8 /0.4  | 2.1 /-0.4 | ns,<br>min |  |  |
|  |  | XCV100  | 0.40 /0.4   | 1.7 /-0.4 | 1.9 /0.4  | 2.1 /-0.4 | ns,<br>min |  |  |
|  |  | XCV150  | 0.40 /0.4   | 1.7 /-0.4 | 1.9 /0.4  | 2.1 /-0.4 | ns,<br>min |  |  |
|  |  | XCV200  | 0.40 /0.4   | 1.7 /-0.4 | 1.9 /0.4  | 2.1 /-0.4 | ns,<br>min |  |  |
|  |  | XCV300  | 0.40 /0.4   | 1.7 /-0.4 | 1.9 /0.4  | 2.1 /-0.4 | ns,<br>min |  |  |
|  |  | XCV400  | 0.40 /0.4   | 1.7 /-0.4 | 1.9 /0.4  | 2.1 /-0.4 | ns,<br>min |  |  |
|  |  | XCV600  | 0.40 /0.4   | 1.7 /-0.4 | 1.9 /0.4  | 2.1 /-0.4 | ns,<br>min |  |  |
|  |  | XCV800  | 0.40 /-0.4  | 1.7 /-0.4 | 1.9 /-0.4 | 2.1 /-0.4 | ns,<br>min |  |  |
|  |  | XCV1000 | 0.40 /-0.4  | 1.7 /-0.4 | 1.9 /0.4  | 2.1 /-0.4 | ns,<br>min |  |  |

IFF = Input Flip-Flop or Latch

- 2. DLL output jitter is already included in the timing calculation.
- 3. A Zero "0" Hold Time listing indicates no hold time or a negative hold time. Negative values can not be guaranteed "best-case", but if a "0" is listed, there is no positive hold time.

<sup>1.</sup> Set-up time is measured relative to the Global Clock input signal with the fastest route and the lightest load. Hold time is measured relative to the Global Clock input signal with the slowest route and heaviest load.



## Global Clock Set-Up and Hold for LVTTL Standard, without DLL

| Description   | Symbol                               | Device  | Min     | -6      | -5           | -4            | Units      |
|---|--------------------------------------|---------|---------|---------|--------------|---------------|------------|
| Input Setup and Hold Time Relat standards, adjust the setup time of |                                      |         |         |         | For data inp | ut with diffe | rent       |
| Full Delay Global Clock and IFF, without DLL                        | T <sub>PSFD</sub> /T <sub>PHFD</sub> | XCV50   | 0.6 / 0 | 2.3 / 0 | 2.6 / 0      | 2.9 / 0       | ns,<br>min |
|   |                                      | XCV100  | 0.6 / 0 | 2.3 / 0 | 2.6 / 0      | 3.0 / 0       | ns,<br>min |
|   |                                      | XCV150  | 0.6 / 0 | 2.4 / 0 | 2.7 / 0      | 3.1 / 0       | ns,<br>min |
|   |                                      | XCV200  | 0.7 / 0 | 2.5 / 0 | 2.8 / 0      | 3.2 / 0       | ns,<br>min |
|   |                                      | XCV300  | 0.7 / 0 | 2.5 / 0 | 2.8 / 0      | 3.2 / 0       | ns,<br>min |
|   |                                      | XCV400  | 0.7 / 0 | 2.6 / 0 | 2.9 / 0      | 3.3 / 0       | ns,<br>min |
|   |                                      | XCV600  | 0.7 / 0 | 2.6 / 0 | 2.9 / 0      | 3.3 / 0       | ns,<br>min |
|   |                                      | XCV800  | 0.7 / 0 | 2.7 / 0 | 3.1 / 0      | 3.5 / 0       | ns,<br>min |
|   |                                      | XCV1000 | 0.7 / 0 | 2.8 / 0 | 3.1 / 0      | 3.6 / 0       | ns,<br>min |

IFF = Input Flip-Flop or Latch

#### Notes: Notes:

- 1. Set-up time is measured relative to the Global Clock input signal with the fastest route and the lightest load. Hold time is measured relative to the Global Clock input signal with the slowest route and heaviest load.
- 2. A Zero "0" Hold Time listing indicates no hold time or a negative hold time. Negative values can not be guaranteed "best-case", but if a "0" is listed, there is no positive hold time.



#### **DLL Timing Parameters**

All devices are 100 percent functionally tested. Because of the difficulty in directly measuring many internal timing parameters, those parameters are derived from benchmark timing patterns. The following guidelines reflect worst-case values across the recommended operating conditions.

|                                    |                      | Speed Grade |     |     |     |     |     |       |
|------------------------------------|----------------------|-------------|-----|-----|-----|-----|-----|-------|
|                                    |                      | -6          |     | -5  |     | -4  |     |       |
| Description                        | Symbol               | Min         | Max | Min | Max | Min | Max | Units |
| Input Clock Frequency (CLKDLLHF)   | FCLKINHF             | 60          | 200 | 60  | 180 | 60  | 180 | MHz   |
| Input Clock Frequency (CLKDLL)     | FCLKINLF             | 25          | 100 | 25  | 90  | 25  | 90  | MHz   |
| Input Clock Pulse Width (CLKDLLHF) | T <sub>DLLPWHF</sub> | 2.0         | -   | 2.4 | -   | 2.4 | -   | ns    |
| Input Clock Pulse Width (CLKDLL)   | T <sub>DLLPWLF</sub> | 2.5         | -   | 3.0 |     | 3.0 | -   | ns    |

#### Notes:

#### **DLL Clock Tolerance, Jitter, and Phase Information**

All DLL output jitter and phase specifications determined through statistical measurement at the package pins using a clock mirror configuration and matched drivers.

|  |                     |                    | CLKDLLHF |       | CLKDLL |       |       |
|--|---------------------|--------------------|----------|-------|--------|-------|-------|
| Description  | Symbol              | F <sub>CLKIN</sub> | Min      | Max   | Min    | Max   | Units |
| Input Clock Period Tolerance                                   | T <sub>IPTOL</sub>  |                    | -        | 1.0   | -      | 1.0   | ns    |
| Input Clock Jitter Tolerance (Cycle to Cycle)                  | T <sub>IJITCC</sub> |                    | -        | ± 150 | -      | ± 300 | ps    |
| Time Required for DLL to Acquire Lock                          | T <sub>LOCK</sub>   | > 60 MHz           | ı        | 20    | -      | 20    | μs    |
|  |                     | 50 - 60 MHz        | ı        | -     | -      | 25    | μs    |
|  |                     | 40 - 50 MHz        | ı        | -     | -      | 50    | μs    |
|  |                     | 30 - 40 MHz        | ı        | -     | -      | 90    | μs    |
|  |                     | 25 - 30 MHz        | ı        | -     | -      | 120   | μs    |
| Output Jitter (cycle-to-cycle) for any DLL Clock Output (1)    | T <sub>OJITCC</sub> |                    |          | ± 60  |        | ± 60  | ps    |
| Phase Offset between CLKIN and CLKO <sup>(2)</sup>             | T <sub>PHIO</sub>   |                    |          | ± 100 |        | ± 100 | ps    |
| Phase Offset between Clock Outputs on the DLL <sup>(3)</sup>   | T <sub>PHOO</sub>   |                    |          | ± 140 |        | ± 140 | ps    |
| Maximum Phase Difference between CLKIN and CLKO <sup>(4)</sup> | T <sub>PHIOM</sub>  |                    |          | ± 160 |        | ± 160 | ps    |
| Maximum Phase Difference between Clock Outputs on the DLL (5)  | T <sub>PHOOM</sub>  |                    |          | ± 200 |        | ± 200 | ps    |

- 1. Output Jitter is cycle-to-cycle jitter measured on the DLL output clock, excluding input clock jitter.
- Phase Offset between CLKIN and CLKO is the worst-case fixed time difference between rising edges of CLKIN and CLKO, excluding Output Jitter and input clock jitter.
- Phase Offset between Clock Outputs on the DLL is the worst-case fixed time difference between rising edges of any two DLL outputs, excluding Output Jitter and input clock jitter.
- 4. Maximum Phase Difference between CLKIN an CLKO is the sum of Output Jitter and Phase Offset between CLKIN and CLKO, or the greatest difference between CLKIN and CLKO rising edges due to DLL alone (excluding input clock jitter).
- Maximum Phase Difference between Clock Outputs on the DLL is the sum of Output Jitter and Phase Offset between any DLL
  clock outputs, or the greatest difference between any two DLL output rising edges sue to DLL alone (excluding input clock jitter).
- 6. All specifications correspond to Commercial Operating Temperatures (0°C to +85°C).

<sup>1.</sup> All specifications correspond to Commercial Operating Temperatures (0°C to + 85°C).



# Virtex<sup>™</sup> 2.5 V Field Programmable Gate Arrays

DS003-4 (v4.0) March 1, 2013

**Production Product Specification** 

## **Virtex Pin Definitions**

Table 1: Special Purpose Pins

| Pin Name                                 | Dedicated<br>Pin | Direction                     | Description  |  |  |
|--|------------------|-------------------------------|--|--|--|
| GCK0, GCK1,<br>GCK2, GCK3                | Yes              | Input                         | Clock input pins that connect to Global Clock Buffers. These pins become user inputs when not needed for clocks.   |  |  |
| M0, M1, M2                               | Yes              | Input                         | Mode pins are used to specify the configuration mode.  |  |  |
| CCLK                                     | Yes              | Input or<br>Output            | The configuration Clock I/O pin: it is an input for SelectMAP and slave-serial modes, and output in master-serial mode. After configuration, it is input only, logic level = Don't Care.                                   |  |  |
| PROGRAM                                  | Yes              | Input                         | Initiates a configuration sequence when asserted Low.  |  |  |
| DONE                                     | Yes              | Bidirectional                 | Indicates that configuration loading is complete, and that the start-up sequence is in progress. The output can be open drain.   |  |  |
| INIT                                     | No               | Bidirectional<br>(Open-drain) | When Low, indicates that the configuration memory is being cleared. The pin becomes a user I/O after configuration.  |  |  |
| BUSY/<br>DOUT                            | No               | Output                        | In SelectMAP mode, BUSY controls the rate at which configuration data is loaded. The pin becomes a user I/O after configuration unless the SelectMAP port is retained.   |  |  |
|  |                  |                               | In bit-serial modes, DOUT provides header information to downstream devices in a daisy-chain. The pin becomes a user I/O after configuration.  |  |  |
| D0/DIN,<br>D1, D2,<br>D3, D4,<br>D5, D6, | No               | Input or<br>Output            | In SelectMAP mode, D0 - D7 are configuration data pins. These pins become user I/Os after configuration unless the SelectMAP port is retained.  In bit-serial modes, DIN is the single data input. This pin becomes a user |  |  |
| D7                                       |                  |                               | I/O after configuration.   |  |  |
| WRITE                                    | No               | Input                         | In SelectMAP mode, the active-low Write Enable signal. The pin becomes a user I/O after configuration unless the SelectMAP port is retained.   |  |  |
| CS                                       | No               | Input                         | In SelectMAP mode, the active-low Chip Select signal. The pin becomes a user I/O after configuration unless the SelectMAP port is retained.  |  |  |
| TDI, TDO,<br>TMS, TCK                    | Yes              | Mixed                         | Boundary-scan Test-Access-Port pins, as defined in IEEE 1149.1.  |  |  |
| DXN, DXP                                 | Yes              | N/A                           | Temperature-sensing diode pins. (Anode: DXP, cathode: DXN)   |  |  |
| V <sub>CCINT</sub>                       | Yes              | Input                         | Power-supply pins for the internal core logic.   |  |  |
| V <sub>cco</sub>                         | Yes              | Input                         | Power-supply pins for the output drivers (subject to banking rules)  |  |  |
| V <sub>REF</sub>                         | No               | Input                         | Input threshold voltage pins. Become user I/Os when an external threshold voltage is not needed (subject to banking rules).  |  |  |
| GND                                      | Yes              | Input                         | Ground   |  |  |

<sup>© 1999-2013</sup> Xilinx, Inc. All rights reserved. All Xilinx trademarks, registered trademarks, patents, and disclaimers are as listed at <a href="http://www.xilinx.com/legal.htm">http://www.xilinx.com/legal.htm</a>.
All other trademarks and registered trademarks are the property of their respective owners. All specifications are subject to change without notice.



Table 3: Virtex Pinout Tables (BGA)

| Pin Name  | Device | BG256 | BG352 | BG432 | BG560 |
|-----------|--------|-------|-------|-------|-------|
| GCK0      | All    | Y11   | AE13  | AL16  | AL17  |
| GCK1      | All    | Y10   | AF14  | AK16  | AJ17  |
| GCK2      | All    | A10   | B14   | A16   | D17   |
| GCK3      | All    | B10   | D14   | D17   | A17   |
| MO        | All    | Y1    | AD24  | AH28  | AJ29  |
| M1        | All    | U3    | AB23  | AH29  | AK30  |
| M2        | All    | W2    | AC23  | AJ28  | AN32  |
| CCLK      | All    | B19   | C3    | D4    | C4    |
| PROGRAM   | All    | Y20   | AC4   | АН3   | AM1   |
| DONE      | All    | W19   | AD3   | AH4   | AJ5   |
| INIT      | All    | U18   | AD2   | AJ2   | AH5   |
| BUSY/DOUT | All    | D18   | E4    | D3    | D4    |
| D0/DIN    | All    | C19   | D3    | C2    | E4    |
| D1        | All    | E20   | G1    | K4    | K3    |
| D2        | All    | G19   | J3    | K2    | L4    |
| D3        | All    | J19   | M3    | P4    | P3    |
| D4        | All    | M19   | R3    | V4    | W4    |
| D5        | All    | P19   | U4    | AB1   | AB5   |
| D6        | All    | T20   | V3    | AB3   | AC4   |
| D7        | All    | V19   | AC3   | AG4   | AJ4   |
| WRITE     | All    | A19   | D5    | B4    | D6    |
| CS        | All    | B18   | C4    | D5    | A2    |
| TDI       | All    | C17   | В3    | В3    | D5    |
| TDO       | All    | A20   | D4    | C4    | E6    |
| TMS       | All    | D3    | D23   | D29   | B33   |
| TCK       | All    | A1    | C24   | D28   | E29   |
| DXN       | All    | W3    | AD23  | AH27  | AK29  |
| DXP       | All    | V4    | AE24  | AK29  | AJ28  |



Table 3: Virtex Pinout Tables (BGA) (Continued)

| Pin Name  | Device     | BG256  | BG352  | BG432  | BG560   |
|---|------------|--|--|--|---|
| V <sub>REF</sub> , Bank 7   | XCV50      | G3, H1   | N/A  | N/A  | N/A   |
| (V <sub>REF</sub> pins are listed   | XCV100/150 | + D1   | D26, G26,  | N/A  | N/A   |
| incrementally. Connect all pins listed for both the   |            |  | L26  |  |   |
| required device and all   | XCV200/300 | + B2   | + E24  | F28, F31,  | N/A   |
| smaller devices listed in the same package.)  |            |  |  | J30, N30   |   |
| Within each bank, if input reference voltage is not required, all V <sub>REF</sub> pins are | XCV400     | N/A  | N/A  | + R31  | E31, G31, K31,<br>P31, T31  |
| general I/O.  | XCV600     | N/A  | N/A  | + J28  | + H32   |
|   | XCV800     | N/A  | N/A  | + M28  | + L33   |
|   | XCV1000    | N/A  | N/A  | N/A  | + D31   |
| GND   | All        | C3, C18, D4, D5, D9, D10, D11, D12, D16, D17, E4, E17, J4, J17, K4, K17, L4, L17, M4, M17, T4, T17, U4, U5, U9, U10, U11, U12, U16, U17, V3, V18 | A1, A2, A5,<br>A8, A14,<br>A19, A22,<br>A25, A26,<br>B1, B26, E1,<br>E26, H1,<br>H26, N1,<br>P26, W1,<br>W26, AB1,<br>AB26, AE1,<br>AE26, AF1,<br>AF2, AF5,<br>AF8, AF13,<br>AF19, AF22,<br>AF25, AF26 | A2, A3, A7, A9, A14, A18, A23, A25, A29, A30, B1, B2, B30, B31, C1, C31, D16, G1, G31, J1, J31, P1, P31, T4, T28, V1, V31, AC1, AC31, AE1, AE31, AH16, AJ1, AJ31, AK1, AK2, AK30, AK31, AL2, AL3, AL7, AL9 AL14, AL18 AL23, AL25, AL29, AL30 | A1, A7, A12, A14, A18, A20, A24, A29, A32, A33, B1, B6, B9, B15, B23, B27, B31, C2, E1, F32, G2, G33, J32, K1, L2, M33, P1, P33, R32, T1, V33, W2, Y1, Y33, AB1, AC32, AD33, AE2, AG1, AG32, AH2, AJ33, AL32, AM3, AM7, AM11, AM19, AM25, AM28, AM33, AN1, AN2, AN5, AN10, AN14, AN16, AN20, AN22, AN27, AN33 |
| GND <sup>(1)</sup>  | All        | J9, J10,<br>J11, J12,<br>K9, K10,<br>K11, K12,<br>L9, L10,<br>L11, L12,<br>M9, M10,<br>M11, M12  | N/A  | N/A  | N/A   |
| No Connect  | All        | N/A  | N/A  | N/A  | C31, AC2, AK4,<br>AL3   |

#### Notes:

1. 16 extra balls (grounded) at package center.



## PQ240/HQ240 Pin Function Diagram




Figure 3: PQ240/HQ240 Pin Function Diagram



#### **BG256 Pin Function Diagram**




Figure 4: BG256 Pin Function Diagram