

Welcome to **E-XFL.COM** 

# Understanding <u>Embedded - FPGAs (Field Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

# **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

| Details                        |  |
|--------------------------------|--|
| Product Status                 | Obsolete   |
| Number of LABs/CLBs            | 1536   |
| Number of Logic Elements/Cells | 6912   |
| Total RAM Bits                 | 65536  |
| Number of I/O                  | 316  |
| Number of Gates                | 322970   |
| Voltage - Supply               | 2.375V ~ 2.625V  |
| Mounting Type                  | Surface Mount  |
| Operating Temperature          | -40°C ~ 100°C (TJ)   |
| Package / Case                 | 432-LBGA Exposed Pad, Metal                                |
| Supplier Device Package        | 432-MBGA (40x40)   |
| Purchase URL                   | https://www.e-xfl.com/product-detail/xilinx/xcv300-4bg432i |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



### General Purpose Routing

Most Virtex signals are routed on the general purpose routing, and consequently, the majority of interconnect resources are associated with this level of the routing hierarchy. The general routing resources are located in horizontal and vertical routing channels associated with the rows and columns CLBs. The general-purpose routing resources are listed below.

- Adjacent to each CLB is a General Routing Matrix (GRM). The GRM is the switch matrix through which horizontal and vertical routing resources connect, and is also the means by which the CLB gains access to the general purpose routing.
- 24 single-length lines route GRM signals to adjacent GRMs in each of the four directions.
- 12 buffered Hex lines route GRM signals to another GRMs six-blocks away in each one of the four directions. Organized in a staggered pattern, Hex lines can be driven only at their endpoints. Hex-line signals can be accessed either at the endpoints or at the midpoint (three blocks from the source). One third of the Hex lines are bidirectional, while the remaining ones are uni-directional.

 12 Longlines are buffered, bidirectional wires that distribute signals across the device quickly and efficiently. Vertical Longlines span the full height of the device, and horizontal ones span the full width of the device.

### I/O Routing

Virtex devices have additional routing resources around their periphery that form an interface between the CLB array and the IOBs. This additional routing, called the VersaRing, facilitates pin-swapping and pin-locking, such that logic redesigns can adapt to existing PCB layouts. Time-to-market is reduced, since PCBs and other system components can be manufactured while the logic design is still in progress.

### **Dedicated Routing**

Some classes of signal require dedicated routing resources to maximize performance. In the Virtex architecture, dedicated routing resources are provided for two classes of signal.

- Horizontal routing resources are provided for on-chip 3-state busses. Four partitionable bus lines are provided per CLB row, permitting multiple busses within a row, as shown in Figure 8.
- Two dedicated nets per CLB propagate carry signals vertically to the adjacent CLB.




Figure 8: BUFT Connections to Dedicated Horizontal Bus Lines

### Global Routing

Global Routing resources distribute clocks and other signals with very high fanout throughout the device. Virtex devices include two tiers of global routing resources referred to as primary global and secondary local clock routing resources.

• The primary global routing resources are four dedicated global nets with dedicated input pins that are designed to distribute high-fanout clock signals with minimal skew. Each global clock net can drive all CLB, IOB, and block RAM clock pins. The primary global nets can only be driven by global buffers. There are four global buffers, one for each global net.  The secondary local clock routing resources consist of 24 backbone lines, 12 across the top of the chip and 12 across bottom. From these lines, up to 12 unique signals per column can be distributed via the 12 longlines in the column. These secondary resources are more flexible than the primary resources since they are not restricted to routing only to clock pins.

### **Clock Distribution**

Virtex provides high-speed, low-skew clock distribution through the primary global routing resources described above. A typical clock distribution net is shown in Figure 9.

Four global buffers are provided, two at the top center of the device and two at the bottom center. These drive the four primary global nets that in turn drive any clock pin.




Figure 11: Boundary Scan Bit Sequence

Table 5: Boundary Scan Instructions

| Boundary-Scan<br>Command | Binary<br>Code(4:0) | Description  |
|--------------------------|---------------------|--|
| EXTEST                   | 00000               | Enables boundary-scan EXTEST operation                   |
| SAMPLE/PRELOAD           | 00001               | Enables boundary-scan<br>SAMPLE/PRELOAD<br>operation     |
| USER 1                   | 00010               | Access user-defined register 1                           |
| USER 2                   | 00011               | Access user-defined register 2                           |
| CFG_OUT                  | 00100               | Access the configuration bus for read operations.        |
| CFG_IN                   | 00101               | Access the configuration bus for write operations.       |
| INTEST                   | 00111               | Enables boundary-scan INTEST operation                   |
| USERCODE                 | 01000               | Enables shifting out<br>USER code                        |
| IDCODE                   | 01001               | Enables shifting out of ID Code                          |
| HIGHZ                    | 01010               | 3-states output pins while enabling the Bypass Register  |
| JSTART                   | 01100               | Clock the start-up<br>sequence when<br>StartupClk is TCK |
| BYPASS                   | 11111               | Enables BYPASS   |
| RESERVED                 | All other codes     | Xilinx reserved instructions                             |

### Identification Registers

The IDCODE register is supported. By using the IDCODE, the device connected to the JTAG port can be determined.

The IDCODE register has the following binary format:

vvvv:ffff:fffa:aaaa:aaaa:cccc:cccc1

where

v = the die version number

f = the family code (03h for Virtex family)

a = the number of CLB rows (ranges from 010h for XCV50 to 040h for XCV1000)

c = the company code (49h for Xilinx)

The USERCODE register is supported. By using the USER-CODE, a user-programmable identification code can be loaded and shifted out for examination. The identification code is embedded in the bitstream during bitstream generation and is valid only after configuration.

Table 6: IDCODEs Assigned to Virtex FPGAs

| FPGA    | IDCODE    |
|---------|-----------|
| XCV50   | v0610093h |
| XCV100  | v0614093h |
| XCV150  | v0618093h |
| XCV200  | v061C093h |
| XCV300  | v0620093h |
| XCV400  | v0628093h |
| XCV600  | v0630093h |
| XCV800  | v0638093h |
| XCV1000 | v0640093h |

### Including Boundary Scan in a Design

Since the boundary scan pins are dedicated, no special element needs to be added to the design unless an internal data register (USER1 or USER2) is desired.

If an internal data register is used, insert the boundary scan symbol and connect the necessary pins as appropriate.

# **Development System**

Virtex FPGAs are supported by the Xilinx Foundation and Alliance CAE tools. The basic methodology for Virtex design consists of three interrelated steps: design entry, implementation, and verification. Industry-standard tools are used for design entry and simulation (for example, Synopsys FPGA Express), while Xilinx provides proprietary architecture-specific tools for implementation.

The Xilinx development system is integrated under the Xilinx Design Manager (XDM™) software, providing design-




Figure 15: Serial Configuration Flowchart

After configuration, the pins of the SelectMAP port can be used as additional user I/O. Alternatively, the port can be retained to permit high-speed 8-bit readback.

Retention of the SelectMAP port is selectable on a design-by-design basis when the bitstream is generated. If retention is selected, PROHIBIT constraints are required to prevent the SelectMAP-port pins from being used as user I/O.

Multiple Virtex FPGAs can be configured using the Select-MAP mode, and be made to start-up simultaneously. To configure multiple devices in this way, wire the individual CCLK, Data,  $\overline{\text{WRITE}}$ , and BUSY pins of all the devices in parallel. The individual devices are loaded separately by asserting the  $\overline{\text{CS}}$  pin of each device in turn and writing the appropriate data. see Table 9 for SelectMAP Write Timing Characteristics.

Table 9: SelectMAP Write Timing Characteristics

|      | Description                         |     | Symbol                                   |           | Units    |
|------|-------------------------------------|-----|--|-----------|----------|
|      | D <sub>0-7</sub> Setup/Hold         | 1/2 | T <sub>SMDCC</sub> /T <sub>SMCCD</sub>   | 5.0 / 1.7 | ns, min  |
|      | CS Setup/Hold                       | 3/4 | T <sub>SMCSCC</sub> /T <sub>SMCCCS</sub> | 7.0 / 1.7 | ns, min  |
| CCLK | WRITE Setup/Hold                    | 5/6 | T <sub>SMCCW</sub> /T <sub>SMWCC</sub>   | 7.0 / 1.7 | ns, min  |
| COLK | BUSY Propagation Delay              |     | T <sub>SMCKBY</sub>                      | 12.0      | ns, max  |
|      | Maximum Frequency                   |     | F <sub>CC</sub>                          | 66        | MHz, max |
|      | Maximum Frequency with no handshake |     | F <sub>CCNH</sub>                        | 50        | MHz, max |

### Write

Write operations send packets of configuration data into the FPGA. The sequence of operations for a multi-cycle write operation is shown below. Note that a configuration packet can be split into many such sequences. The packet does not have to complete within one assertion of  $\overline{CS}$ , illustrated in Figure 16.

- 1. Assert WRITE and CS Low. Note that when CS is asserted on successive CCLKs, WRITE must remain either asserted or de-asserted. Otherwise an abort will be initiated, as described below.
- 2. Drive data onto D[7:0]. Note that to avoid contention, the data source should not be enabled while  $\overline{CS}$  is Low and  $\overline{WRITE}$  is High. Similarly, while  $\overline{WRITE}$  is High, no more that one  $\overline{CS}$  should be asserted.



| Date     | Version | Revision  |
|----------|---------|---|
| 01/00    | 1.9     | Updated DLL Jitter Parameter table and waveforms, added Delay Measurement Methodology table for different I/O standards, changed buffered Hex line info and Input/Output Timing measurement notes.  |
| 03/00    | 2.0     | New TBCKO values; corrected FG680 package connection drawing; new note about status of CCLK pin after configuration.  |
| 05/00    | 2.1     | Modified "Pins not listed" statement. Speed grade update to Final status.   |
| 05/00    | 2.2     | Modified Table 18.  |
| 09/00    | 2.3     | <ul> <li>Added XCV400 values to table under Minimum Clock-to-Out for Virtex Devices.</li> <li>Corrected Units column in table under IOB Input Switching Characteristics.</li> <li>Added values to table under CLB SelectRAM Switching Characteristics.</li> </ul> |
| 10/00    | 2.4     | <ul> <li>Corrected Pinout information for devices in the BG256, BG432, and BG560 packages in Table 18.</li> <li>Corrected BG256 Pin Function Diagram.</li> </ul>  |
| 04/01    | 2.5     | <ul> <li>Revised minimums for Global Clock Set-Up and Hold for LVTTL Standard, with DLL.</li> <li>Updated SelectMAP Write Timing Characteristics values in Table 9.</li> <li>Converted file to modularized format. See the Virtex Data Sheet section.</li> </ul>  |
| 07/19/01 | 2.6     | Made minor edits to text under Configuration.   |
| 07/19/02 | 2.7     | Made minor edit to Figure 16 and Figure 18.   |
| 09/10/02 | 2.8     | Added clarifications in the Configuration, Boundary-Scan Mode, and Block SelectRAM sections. Revised Figure 17.   |
| 12/09/02 | 2.8.1   | <ul> <li>Added clarification in the Boundary Scan section.</li> <li>Corrected number of buffered Hex lines listed in General Purpose Routing section.</li> </ul>  |
| 03/01/13 | 4.0     | The products listed in this data sheet are obsolete. See XCN10016 for further information.  |

# **Virtex Data Sheet**

The Virtex Data Sheet contains the following modules:

- DS003-1, Virtex 2.5V FPGAs: Introduction and Ordering Information (Module 1)
- DS003-2, Virtex 2.5V FPGAs: Functional Description (Module 2)

- DS003-3, Virtex 2.5V FPGAs:
   DC and Switching Characteristics (Module 3)
- DS003-4, Virtex 2.5V FPGAs: Pinout Tables (Module 4)



### **Power-On Power Supply Requirements**

Xilinx FPGAs require a certain amount of supply current during power-on to insure proper device operation. The actual current consumed depends on the power-on ramp rate of the power supply. This is the time required to reach the nominal power supply voltage of the device<sup>(1)</sup> from 0 V. The current is highest at the fastest suggested ramp rate (0 V to nominal voltage in 2 ms) and is lowest at the slowest allowed ramp rate (0 V to nominal voltage in 50 ms). For more details on power supply requirements, see Application Note XAPP158 on <a href="https://www.xilinx.com">www.xilinx.com</a>.

| Product                         | Description <sup>(2)</sup>      | Current Requirement <sup>(1,3)</sup> |
|---------------------------------|---------------------------------|--------------------------------------|
| Virtex Family, Commercial Grade | Minimum required current supply | 500 mA                               |
| Virtex Family, Industrial Grade | Minimum required current supply | 2 A                                  |

#### Notes:

- Ramp rate used for this specification is from 0 2.7 VDC. Peak current occurs on or near the internal power-on reset threshold of 1.0V and lasts for less than 3 ms.
- Devices are guaranteed to initialize properly with the minimum current available from the power supply as noted above.
- 3. Larger currents can result if ramp rates are forced to be faster.

# **DC Input and Output Levels**

Values for  $V_{IL}$  and  $V_{IH}$  are recommended input voltages. Values for  $I_{OL}$  and  $I_{OH}$  are guaranteed output currents over the recommended operating conditions at the  $V_{OL}$  and  $V_{OH}$  test points. Only selected standards are tested. These are chosen to ensure that all standards meet their specifications. The selected standards are tested at minimum  $V_{CCO}$  for each standard with the respective  $V_{OL}$  and  $V_{OH}$  voltage levels shown. Other standards are sample tested.

| Input/Output          |        | V <sub>IL</sub>         | VI                      | Н                      | V <sub>OL</sub>         | V <sub>OH</sub>         | I <sub>OL</sub> | I <sub>OH</sub> |
|-----------------------|--------|-------------------------|-------------------------|------------------------|-------------------------|-------------------------|-----------------|-----------------|
| Standard              | V, min | V, max                  | V, min                  | V, max                 | V, Max                  | V, Min                  | mA              | mA              |
| LVTTL <sup>(1)</sup>  | - 0.5  | 0.8                     | 2.0                     | 5.5                    | 0.4                     | 2.4                     | 24              | -24             |
| LVCMOS2               | - 0.5  | .7                      | 1.7                     | 5.5                    | 0.4                     | 1.9                     | 12              | -12             |
| PCI, 3.3 V            | - 0.5  | 44% V <sub>CCINT</sub>  | 60% V <sub>CCINT</sub>  | V <sub>CCO</sub> + 0.5 | 10% V <sub>CCO</sub>    | 90% V <sub>CCO</sub>    | Note 2          | Note 2          |
| PCI, 5.0 V            | - 0.5  | 0.8                     | 2.0                     | 5.5                    | 0.55                    | 2.4                     | Note 2          | Note 2          |
| GTL                   | - 0.5  | V <sub>REF</sub> - 0.05 | V <sub>REF</sub> + 0.05 | 3.6                    | 0.4                     | n/a                     | 40              | n/a             |
| GTL+                  | - 0.5  | V <sub>REF</sub> – 0.1  | V <sub>REF</sub> + 0.1  | 3.6                    | 0.6                     | n/a                     | 36              | n/a             |
| HSTL I <sup>(3)</sup> | - 0.5  | V <sub>REF</sub> – 0.1  | V <sub>REF</sub> + 0.1  | 3.6                    | 0.4                     | V <sub>CCO</sub> - 0.4  | 8               | -8              |
| HSTL III              | - 0.5  | V <sub>REF</sub> – 0.1  | V <sub>REF</sub> + 0.1  | 3.6                    | 0.4                     | V <sub>CCO</sub> - 0.4  | 24              | -8              |
| HSTL IV               | - 0.5  | V <sub>REF</sub> – 0.1  | V <sub>REF</sub> + 0.1  | 3.6                    | 0.4                     | V <sub>CCO</sub> - 0.4  | 48              | -8              |
| SSTL3 I               | - 0.5  | V <sub>REF</sub> - 0.2  | V <sub>REF</sub> + 0.2  | 3.6                    | V <sub>REF</sub> - 0.6  | V <sub>REF</sub> + 0.6  | 8               | -8              |
| SSTL3 II              | - 0.5  | V <sub>REF</sub> - 0.2  | V <sub>REF</sub> + 0.2  | 3.6                    | V <sub>REF</sub> - 0.8  | V <sub>REF</sub> + 0.8  | 16              | -16             |
| SSTL2 I               | - 0.5  | V <sub>REF</sub> - 0.2  | V <sub>REF</sub> + 0.2  | 3.6                    | V <sub>REF</sub> - 0.61 | V <sub>REF</sub> + 0.61 | 7.6             | -7.6            |
| SSTL2 II              | - 0.5  | V <sub>REF</sub> - 0.2  | V <sub>REF</sub> + 0.2  | 3.6                    | V <sub>REF</sub> - 0.80 | V <sub>REF</sub> + 0.80 | 15.2            | -15.2           |
| CTT                   | - 0.5  | V <sub>REF</sub> - 0.2  | V <sub>REF</sub> + 0.2  | 3.6                    | V <sub>REF</sub> - 0.4  | V <sub>REF</sub> + 0.4  | 8               | -8              |
| AGP                   | - 0.5  | V <sub>REF</sub> - 0.2  | V <sub>REF</sub> + 0.2  | 3.6                    | 10% V <sub>CCO</sub>    | 90% V <sub>CCO</sub>    | Note 2          | Note 2          |

- V<sub>OL</sub> and V<sub>OH</sub> for lower drive currents are sample tested.
- 2. Tested according to the relevant specifications.
- DC input and output levels for HSTL18 (HSTL I/O standard with V<sub>CCO</sub> of 1.8 V) are provided in an HSTL white paper on www.xilinx.com.



|  |                |  | Speed Grade |         |            |         |         |
|--|----------------|--|-------------|---------|------------|---------|---------|
| Description  | Device         | Symbol                                     | Min         | -6      | -5         | -4      | Units   |
| Setup and Hold Times with resp register <sup>(1)</sup> | ect to Clock ( | CLK at IOB input                           |             | Setup   | Time / Hol | d Time  |         |
| Pad, no delay  | All            | T <sub>IOPICK</sub> /T <sub>IOICKP</sub>   | 0.8 / 0     | 1.6 / 0 | 1.8 / 0    | 2.0 / 0 | ns, min |
| Pad, with delay  | XCV50          | T <sub>IOPICKD</sub> /T <sub>IOICKPD</sub> | 1.9 / 0     | 3.7 / 0 | 4.1 / 0    | 4.7 / 0 | ns, min |
|  | XCV100         |  | 1.9 / 0     | 3.7 / 0 | 4.1 / 0    | 4.7 / 0 | ns, min |
|  | XCV150         |  | 1.9 / 0     | 3.8 / 0 | 4.3 / 0    | 4.9 / 0 | ns, min |
|  | XCV200         |  | 2.0 / 0     | 3.9 / 0 | 4.4 / 0    | 5.0 / 0 | ns, min |
|  | XCV300         |  | 2.0 / 0     | 3.9 / 0 | 4.4 / 0    | 5.0 / 0 | ns, min |
|  | XCV400         |  | 2.1 / 0     | 4.1 / 0 | 4.6 / 0    | 5.3 / 0 | ns, min |
|  | XCV600         |  | 2.1 / 0     | 4.2 / 0 | 4.7 / 0    | 5.4 / 0 | ns, min |
|  | XCV800         |  | 2.2 / 0     | 4.4 / 0 | 4.9 / 0    | 5.6 / 0 | ns, min |
|  | XCV1000        |  | 2.3 / 0     | 4.5 / 0 | 5.0 / 0    | 5.8 / 0 | ns, min |
| ICE input  | All            | T <sub>IOICECK</sub> /T <sub>IOCKICE</sub> | 0.37/ 0     | 0.8 / 0 | 0.9 / 0    | 1.0 / 0 | ns, max |
| Set/Reset Delays                                       |                |  |             |         |            |         |         |
| SR input (IFF, synchronous)                            | All            | T <sub>IOSRCKI</sub>                       | 0.49        | 1.0     | 1.1        | 1.3     | ns, max |
| SR input to IQ (asynchronous)                          | All            | T <sub>IOSRIQ</sub>                        | 0.70        | 1.4     | 1.6        | 1.8     | ns, max |
| GSR to output IQ                                       | All            | T <sub>GSRQ</sub>                          | 4.9         | 9.7     | 10.9       | 12.5    | ns, max |

<sup>1.</sup> A Zero "0" Hold Time listing indicates no hold time or a negative hold time. Negative values cannot be guaranteed "best-case", but if a "0" is listed, there is no positive hold time.

<sup>2.</sup> Input timing for LVTTL is measured at 1.4 V. For other I/O standards, see Table 3.



# **IOB Output Switching Characteristics Standard Adjustments**

Output delays terminating at a pad are specified for LVTTL with 12 mA drive and fast slew rate. For other standards, adjust the delays by the values shown.

|   |                         |                         | Speed Grade |       |       |       | Unit |
|---|-------------------------|-------------------------|-------------|-------|-------|-------|------|
| Description   | Symbol                  | Standard <sup>(1)</sup> | Min         | -6    | -5    | -4    | s    |
| Output Delay Adjustments  |                         |                         |             |       |       |       |      |
| Standard-specific adjustments for                                     | T <sub>OLVTTL_S2</sub>  | LVTTL, Slow, 2 mA       | 4.2         | 14.7  | 15.8  | 17.0  | ns   |
| output delays terminating at pads (based on standard capacitive load, | T <sub>OLVTTL_S4</sub>  | 4 mA                    | 2.5         | 7.5   | 8.0   | 8.6   | ns   |
| Csl)  | T <sub>OLVTTL_S6</sub>  | 6 mA                    | 1.8         | 4.8   | 5.1   | 5.6   | ns   |
|   | T <sub>OLVTTL_S8</sub>  | 8 mA                    | 1.2         | 3.0   | 3.3   | 3.5   | ns   |
|   | T <sub>OLVTTL_S12</sub> | 12 mA                   | 1.0         | 1.9   | 2.1   | 2.2   | ns   |
|   | T <sub>OLVTTL_S16</sub> | 16 mA                   | 0.9         | 1.7   | 1.9   | 2.0   | ns   |
|   | T <sub>OLVTTL_S24</sub> | 24 mA                   | 0.8         | 1.3   | 1.4   | 1.6   | ns   |
|   | T <sub>OLVTTL_F2</sub>  | LVTTL, Fast, 2mA        | 1.9         | 13.1  | 14.0  | 15.1  | ns   |
|   | T <sub>OLVTTL_F4</sub>  | 4 mA                    | 0.7         | 5.3   | 5.7   | 6.1   | ns   |
|   | T <sub>OLVTTL_F6</sub>  | 6 mA                    | 0.2         | 3.1   | 3.3   | 3.6   | ns   |
|   | T <sub>OLVTTL_F8</sub>  | 8 mA                    | 0.1         | 1.0   | 1.1   | 1.2   | ns   |
|   | T <sub>OLVTTL_F12</sub> | 12 mA                   | 0           | 0     | 0     | 0     | ns   |
|   | T <sub>OLVTTL_F16</sub> | 16 mA                   | -0.10       | -0.05 | -0.05 | -0.05 | ns   |
|   | T <sub>OLVTTL_F24</sub> | 24 mA                   | -0.10       | -0.20 | -0.21 | -0.23 | ns   |
|   | T <sub>OLVCMOS2</sub>   | LVCMOS2                 | 0.10        | 0.10  | 0.11  | 0.12  | ns   |
|   | T <sub>OPCl33_3</sub>   | PCI, 33 MHz, 3.3 V      | 0.50        | 2.3   | 2.5   | 2.7   | ns   |
|   | T <sub>OPCl33_5</sub>   | PCI, 33 MHz, 5.0 V      | 0.40        | 2.8   | 3.0   | 3.3   | ns   |
|   | T <sub>OPCI66_3</sub>   | PCI, 66 MHz, 3.3 V      | 0.10        | -0.40 | -0.42 | -0.46 | ns   |
|   | T <sub>OGTL</sub>       | GTL                     | 0.6         | 0.50  | 0.54  | 0.6   | ns   |
|   | T <sub>OGTLP</sub>      | GTL+                    | 0.7         | 0.8   | 0.9   | 1.0   | ns   |
|   | T <sub>OHSTL_I</sub>    | HSTL I                  | 0.10        | -0.50 | -0.53 | -0.5  | ns   |
|   | T <sub>OHSTL_III</sub>  | HSTL III                | -0.10       | -0.9  | -0.9  | -1.0  | ns   |
|   | T <sub>OHSTL_IV</sub>   | HSTL IV                 | -0.20       | -1.0  | -1.0  | -1.1  | ns   |
|   | T <sub>OSSTL2_I</sub>   | SSTL2 I                 | -0.10       | -0.50 | -0.53 | -0.5  | ns   |
|   | T <sub>OSSLT2_II</sub>  | SSTL2 II                | -0.20       | -0.9  | -0.9  | -1.0  | ns   |
|   | T <sub>OSSTL3_I</sub>   | SSTL3 I                 | -0.20       | -0.50 | -0.53 | -0.5  | ns   |
|   | T <sub>OSSTL3_II</sub>  | SSTL3 II                | -0.30       | -1.0  | -1.0  | -1.1  | ns   |
|   | T <sub>OCTT</sub>       | CTT                     | 0           | -0.6  | -0.6  | -0.6  | ns   |
|   | T <sub>OAGP</sub>       | AGP                     | 0           | -0.9  | -0.9  | -1.0  | ns   |

<sup>1.</sup> Output timing is measured at 1.4 V with 35 pF external capacitive load for LVTTL. For other I/O standards and different loads, see Table 2 and Table 3.



# **CLB Switching Characteristics**

Delays originating at F/G inputs vary slightly according to the input used. The values listed below are worst-case. Precise values are provided by the timing analyzer.

|  |  | Speed Grade |           |         |         |         |
|--|--|-------------|-----------|---------|---------|---------|
| Description  | Symbol                                   | Min         | -6        | -5      | -4      | Units   |
| Combinatorial Delays   |  | •           |           |         |         |         |
| 4-input function: F/G inputs to X/Y outputs                          | T <sub>ILO</sub>                         | 0.29        | 0.6       | 0.7     | 0.8     | ns, max |
| 5-input function: F/G inputs to F5 output                            | T <sub>IF5</sub>                         | 0.32        | 0.7       | 0.8     | 0.9     | ns, max |
| 5-input function: F/G inputs to X output                             | T <sub>IF5X</sub>                        | 0.36        | 0.8       | 0.8     | 1.0     | ns, max |
| 6-input function: F/G inputs to Y output via F6 MUX                  | T <sub>IF6Y</sub>                        | 0.44        | 0.9       | 1.0     | 1.2     | ns, max |
| 6-input function: F5IN input to Y output                             | T <sub>F5INY</sub>                       | 0.17        | 0.32      | 0.36    | 0.42    | ns, max |
| Incremental delay routing through transparent latch to XQ/YQ outputs | T <sub>IFNCTL</sub>                      | 0.31        | 0.7       | 0.7     | 0.8     | ns, max |
| BY input to YB output  | T <sub>BYYB</sub>                        | 0.27        | 0.53      | 0.6     | 0.7     | ns, max |
| Sequential Delays  |  |             |           |         |         | T.      |
| FF Clock CLK to XQ/YQ outputs  | T <sub>CKO</sub>                         | 0.54        | 1.1       | 1.2     | 1.4     | ns, max |
| Latch Clock CLK to XQ/YQ outputs                                     | T <sub>CKLO</sub>                        | 0.6         | 1.2       | 1.4     | 1.6     | ns, max |
| Setup and Hold Times before/after Clock CLK <sup>(1)</sup>           |  | Setup T     | ime / Hol | d Time  |         |         |
| 4-input function: F/G Inputs   | T <sub>ICK</sub> /T <sub>CKI</sub>       | 0.6 / 0     | 1.2 / 0   | 1.4 / 0 | 1.5 / 0 | ns, min |
| 5-input function: F/G inputs   | T <sub>IF5CK</sub> /T <sub>CKIF5</sub>   | 0.7 / 0     | 1.3 / 0   | 1.5 / 0 | 1.7 / 0 | ns, min |
| 6-input function: F5IN input   | T <sub>F5INCK</sub> /T <sub>CKF5IN</sub> | 0.46 / 0    | 1.0 / 0   | 1.1 / 0 | 1.2 / 0 | ns, min |
| 6-input function: F/G inputs via F6 MUX                              | T <sub>IF6CK</sub> /T <sub>CKIF6</sub>   | 0.8 / 0     | 1.5 / 0   | 1.7 / 0 | 1.9 / 0 | ns, min |
| BX/BY inputs   | $T_{DICK}/T_{CKDI}$                      | 0.30 / 0    | 0.6 / 0   | 0.7 / 0 | 0.8 / 0 | ns, min |
| CE input   | $T_{CECK}/T_{CKCE}$                      | 0.37 / 0    | 0.8 / 0   | 0.9 / 0 | 1.0 / 0 | ns, min |
| SR/BY inputs (synchronous)   | $T_{RCK}T_{CKR}$                         | 0.33 / 0    | 0.7 / 0   | 0.8 / 0 | 0.9 / 0 | ns, min |
| Clock CLK  |  |             |           |         |         |         |
| Minimum Pulse Width, High  | T <sub>CH</sub>                          | 0.8         | 1.5       | 1.7     | 2.0     | ns, min |
| Minimum Pulse Width, Low   | $T_CL$                                   | 0.8         | 1.5       | 1.7     | 2.0     | ns, min |
| Set/Reset  |  |             |           |         |         |         |
| Minimum Pulse Width, SR/BY inputs                                    | T <sub>RPW</sub>                         | 1.3         | 2.5       | 2.8     | 3.3     | ns, min |
| Delay from SR/BY inputs to XQ/YQ outputs (asynchronous)              | T <sub>RQ</sub>                          | 0.54        | 1.1       | 1.3     | 1.4     | ns, max |
| Delay from GSR to XQ/YQ outputs                                      | T <sub>IOGSRQ</sub>                      | 4.9         | 9.7       | 10.9    | 12.5    | ns, max |
| Toggle Frequency (MHz) (for export control)                          | F <sub>TOG</sub> (MHz)                   | 625         | 333       | 294     | 250     | MHz     |

<sup>1.</sup> A Zero "0" Hold Time listing indicates no hold time or a negative hold time. Negative values cannot be guaranteed "best-case", but if a "0" is listed, there is no positive hold time.



# **CLB SelectRAM Switching Characteristics**

|  |                                  | Speed Grade |            |           |         |         |
|--|----------------------------------|-------------|------------|-----------|---------|---------|
| Description  | Symbol                           | Min         | -6         | -5        | -4      | Units   |
| Sequential Delays  |                                  |             |            |           |         |         |
| Clock CLK to X/Y outputs (WE active) 16 x 1 mode           | T <sub>SHCKO16</sub>             | 1.2         | 2.3        | 2.6       | 3.0     | ns, max |
| Clock CLK to X/Y outputs (WE active) 32 x 1 mode           | T <sub>SHCKO32</sub>             | 1.2         | 2.7        | 3.1       | 3.5     | ns, max |
| Shift-Register Mode  |                                  |             |            |           |         |         |
| Clock CLK to X/Y outputs                                   | T <sub>REG</sub>                 | 1.2         | 3.7        | 4.1       | 4.7     | ns, max |
| Setup and Hold Times before/after Clock CLK <sup>(1)</sup> |                                  | Se          | tup Time / | Hold Time | T.      | ·       |
| F/G address inputs   | T <sub>AS</sub> /T <sub>AH</sub> | 0.25 / 0    | 0.5 / 0    | 0.6 / 0   | 0.7 / 0 | ns, min |
| BX/BY data inputs (DIN)                                    | T <sub>DS</sub> /T <sub>DH</sub> | 0.34 / 0    | 0.7 / 0    | 0.8 / 0   | 0.9 / 0 | ns, min |
| CE input (WE)  | T <sub>WS</sub> /T <sub>WH</sub> | 0.38 / 0    | 0.8 / 0    | 0.9 / 0   | 1.0 / 0 | ns, min |
| Shift-Register Mode  |                                  | 1           |            | ,         | 1       | 1       |
| BX/BY data inputs (DIN)                                    | T <sub>SHDICK</sub>              | 0.34        | 0.7        | 0.8       | 0.9     | ns, min |
| CE input (WS)  | T <sub>SHCECK</sub>              | 0.38        | 0.8        | 0.9       | 1.0     | ns, min |
| Clock CLK  |                                  | -           |            |           | 1       | 1       |
| Minimum Pulse Width, High                                  | T <sub>WPH</sub>                 | 1.2         | 2.4        | 2.7       | 3.1     | ns, min |
| Minimum Pulse Width, Low                                   | T <sub>WPL</sub>                 | 1.2         | 2.4        | 2.7       | 3.1     | ns, min |
| Minimum clock period to meet address write cycle time      | T <sub>WC</sub>                  | 2.4         | 4.8        | 5.4       | 6.2     | ns, min |
| Shift-Register Mode  |                                  |             |            |           |         |         |
| Minimum Pulse Width, High                                  | T <sub>SRPH</sub>                | 1.2         | 2.4        | 2.7       | 3.1     | ns, min |
| Minimum Pulse Width, Low                                   | T <sub>SRPL</sub>                | 1.2         | 2.4        | 2.7       | 3.1     | ns, min |

<sup>1.</sup> A Zero "0" Hold Time listing indicates no hold time or a negative hold time. Negative values can not be guaranteed "best-case", but if a "0" is listed, there is no positive hold time.



# **Block RAM Switching Characteristics**

|  | Speed Grade                          |         |            |          |         |         |
|--|--------------------------------------|---------|------------|----------|---------|---------|
| Description  | Symbol                               | Min     | -6         | -5       | -4      | Units   |
| Sequential Delays  |                                      |         |            |          |         |         |
| Clock CLK to DOUT output                                   | T <sub>BCKO</sub>                    | 1.7     | 3.4        | 3.8      | 4.3     | ns, max |
| Setup and Hold Times before/after Clock CLK <sup>(1)</sup> |                                      | Setu    | p Time / H | old Time |         |         |
| ADDR inputs  | T <sub>BACK</sub> /T <sub>BCKA</sub> | 0.6 / 0 | 1.2 / 0    | 1.3 / 0  | 1.5 / 0 | ns, min |
| DIN inputs   | T <sub>BDCK</sub> /T <sub>BCKD</sub> | 0.6 / 0 | 1.2 / 0    | 1.3 / 0  | 1.5 / 0 | ns, min |
| EN input   | T <sub>BECK</sub> /T <sub>BCKE</sub> | 1.3 / 0 | 2.6 / 0    | 3.0 / 0  | 3.4 / 0 | ns, min |
| RST input  | T <sub>BRCK</sub> /T <sub>BCKR</sub> | 1.3 / 0 | 2.5 / 0    | 2.7 / 0  | 3.2 / 0 | ns, min |
| WEN input  | T <sub>BWCK</sub> /T <sub>BCKW</sub> | 1.2 / 0 | 2.3 / 0    | 2.6 / 0  | 3.0 / 0 | ns, min |
| Clock CLK  |                                      |         |            |          |         |         |
| Minimum Pulse Width, High                                  | T <sub>BPWH</sub>                    | 0.8     | 1.5        | 1.7      | 2.0     | ns, min |
| Minimum Pulse Width, Low                                   | T <sub>BPWL</sub>                    | 0.8     | 1.5        | 1.7      | 2.0     | ns, min |
| CLKA -> CLKB setup time for different ports                | T <sub>BCCS</sub>                    |         | 3.0        | 3.5      | 4.0     | ns, min |

#### Notes:

# **TBUF Switching Characteristics**

|  |                  | Speed Grade |      |      |      |         |
|--|------------------|-------------|------|------|------|---------|
| Description                            | Symbol           | Min         | -6   | -5   | -4   | Units   |
| Combinatorial Delays                   |                  |             |      |      |      |         |
| IN input to OUT output                 | T <sub>IO</sub>  | 0           | 0    | 0    | 0    | ns, max |
| TRI input to OUT output high-impedance | T <sub>OFF</sub> | 0.05        | 0.09 | 0.10 | 0.11 | ns, max |
| TRI input to valid data on OUT output  | T <sub>ON</sub>  | 0.05        | 0.09 | 0.10 | 0.11 | ns, max |

# **JTAG Test Access Port Switching Characteristics**

| Description                               | Symbol              | -6   | -5   | -4   | Units    |
|---|---------------------|------|------|------|----------|
| TMS and TDI Setup times before TCK        | T <sub>TAPTCK</sub> | 4.0  | 4.0  | 4.0  | ns, min  |
| TMS and TDI Hold times after TCK          | T <sub>TCKTAP</sub> | 2.0  | 2.0  | 2.0  | ns, min  |
| Output delay from clock TCK to output TDO | T <sub>TCKTDO</sub> | 11.0 | 11.0 | 11.0 | ns, max  |
| Maximum TCK clock frequency               | F <sub>TCK</sub>    | 33   | 33   | 33   | MHz, max |

<sup>1.</sup> A Zero "0" Hold Time listing indicates no hold time or a negative hold time. Negative values can not be guaranteed "best-case", but if a "0" is listed, there is no positive hold time.



# **Minimum Clock-to-Out for Virtex Devices**

|              | With DLL    |     |      |      |      | With | out DLL |      |      |       |       |
|--------------|-------------|-----|------|------|------|------|---------|------|------|-------|-------|
| I/O Standard | All Devices | V50 | V100 | V150 | V200 | V300 | V400    | V600 | V800 | V1000 | Units |
| *LVTTL_S2    | 5.2         | 6.0 | 6.0  | 6.0  | 6.0  | 6.1  | 6.1     | 6.1  | 6.1  | 6.1   | ns    |
| *LVTTL_S4    | 3.5         | 4.3 | 4.3  | 4.3  | 4.3  | 4.4  | 4.4     | 4.4  | 4.4  | 4.4   | ns    |
| *LVTTL_S6    | 2.8         | 3.6 | 3.6  | 3.6  | 3.6  | 3.7  | 3.7     | 3.7  | 3.7  | 3.7   | ns    |
| *LVTTL_S8    | 2.2         | 3.1 | 3.1  | 3.1  | 3.1  | 3.1  | 3.1     | 3.2  | 3.2  | 3.2   | ns    |
| *LVTTL_S12   | 2.0         | 2.9 | 2.9  | 2.9  | 2.9  | 2.9  | 2.9     | 3.0  | 3.0  | 3.0   | ns    |
| *LVTTL_S16   | 1.9         | 2.8 | 2.8  | 2.8  | 2.8  | 2.8  | 2.8     | 2.9  | 2.9  | 2.9   | ns    |
| *LVTTL_S24   | 1.8         | 2.6 | 2.6  | 2.7  | 2.7  | 2.7  | 2.7     | 2.7  | 2.7  | 2.8   | ns    |
| *LVTTL_F2    | 2.9         | 3.8 | 3.8  | 3.8  | 3.8  | 3.8  | 3.8     | 3.9  | 3.9  | 3.9   | ns    |
| *LVTTL_F4    | 1.7         | 2.6 | 2.6  | 2.6  | 2.6  | 2.6  | 2.6     | 2.7  | 2.7  | 2.7   | ns    |
| *LVTTL_F6    | 1.2         | 2.0 | 2.0  | 2.0  | 2.1  | 2.1  | 2.1     | 2.1  | 2.1  | 2.2   | ns    |
| *LVTTL_F8    | 1.1         | 1.9 | 1.9  | 1.9  | 1.9  | 2.0  | 2.0     | 2.0  | 2.0  | 2.0   | ns    |
| *LVTTL_F12   | 1.0         | 1.8 | 1.8  | 1.8  | 1.8  | 1.9  | 1.9     | 1.9  | 1.9  | 1.9   | ns    |
| *LVTTL_F16   | 0.9         | 1.7 | 1.8  | 1.8  | 1.8  | 1.8  | 1.8     | 1.8  | 1.9  | 1.9   | ns    |
| *LVTTL_F24   | 0.9         | 1.7 | 1.7  | 1.7  | 1.8  | 1.8  | 1.8     | 1.8  | 1.8  | 1.9   | ns    |
| LVCMOS2      | 1.1         | 1.9 | 1.9  | 1.9  | 2.0  | 2.0  | 2.0     | 2.0  | 2.0  | 2.1   | ns    |
| PCI33_3      | 1.5         | 2.4 | 2.4  | 2.4  | 2.4  | 2.4  | 2.4     | 2.5  | 2.5  | 2.5   | ns    |
| PCI33_5      | 1.4         | 2.2 | 2.2  | 2.3  | 2.3  | 2.3  | 2.3     | 2.3  | 2.3  | 2.4   | ns    |
| PCI66_3      | 1.1         | 1.9 | 1.9  | 2.0  | 2.0  | 2.0  | 2.0     | 2.0  | 2.1  | 2.1   | ns    |
| GTL          | 1.6         | 2.5 | 2.5  | 2.5  | 2.5  | 2.5  | 2.5     | 2.6  | 2.6  | 2.6   | ns    |
| GTL+         | 1.7         | 2.5 | 2.5  | 2.6  | 2.6  | 2.6  | 2.6     | 2.6  | 2.6  | 2.7   | ns    |
| HSTL I       | 1.1         | 1.9 | 1.9  | 1.9  | 1.9  | 2.0  | 2.0     | 2.0  | 2.0  | 2.0   | ns    |
| HSTL III     | 0.9         | 1.7 | 1.7  | 1.8  | 1.8  | 1.8  | 1.8     | 1.8  | 1.8  | 1.9   | ns    |
| HSTL IV      | 0.8         | 1.6 | 1.6  | 1.6  | 1.7  | 1.7  | 1.7     | 1.7  | 1.7  | 1.8   | ns    |
| SSTL2 I      | 0.9         | 1.7 | 1.7  | 1.7  | 1.7  | 1.8  | 1.8     | 1.8  | 1.8  | 1.8   | ns    |
| SSTL2 II     | 0.8         | 1.6 | 1.6  | 1.6  | 1.6  | 1.7  | 1.7     | 1.7  | 1.7  | 1.7   | ns    |
| SSTL3 I      | 0.8         | 1.6 | 1.7  | 1.7  | 1.7  | 1.7  | 1.7     | 1.7  | 1.8  | 1.8   | ns    |
| SSTL3 II     | 0.7         | 1.5 | 1.5  | 1.6  | 1.6  | 1.6  | 1.6     | 1.6  | 1.6  | 1.7   | ns    |
| CTT          | 1.0         | 1.8 | 1.8  | 1.8  | 1.9  | 1.9  | 1.9     | 1.9  | 1.9  | 2.0   | ns    |
| AGP          | 1.0         | 1.8 | 1.8  | 1.9  | 1.9  | 1.9  | 1.9     | 1.9  | 1.9  | 2.0   | ns    |

<sup>\*</sup>S = Slow Slew Rate, F = Fast Slew Rate

<sup>1.</sup> Listed above are representative values where one global clock input drives one vertical clock line in each accessible column, and where all accessible IOB and CLB flip-flops are clocked by the global clock net.

<sup>2.</sup> Input and output timing is measured at 1.4 V for LVTTL. For other I/O standards, see Table 3. In all cases, an 8 pF external capacitive load is used.



# **Virtex Pin-to-Pin Input Parameter Guidelines**

All devices are 100% functionally tested. Listed below are representative values for typical pin locations and normal clock loading. Values are expressed in nanoseconds unless otherwise noted

# Global Clock Set-Up and Hold for LVTTL Standard, with DLL

|  |  |         | Speed Grade |           |           |           |            |  |  |  |  |
|--|--|---------|-------------|-----------|-----------|-----------|------------|--|--|--|--|
| Description                                | Symbol   | Device  | Min         | -6        | -5        | -4        | Units      |  |  |  |  |
|  | Input Setup and Hold Time Relative to Global Clock Input Signal for LVTTL Standard. For data input with different standards, adjust the setup time delay by the values shown in Input Delay Adjustments. |         |             |           |           |           |            |  |  |  |  |
| No Delay<br>Global Clock and IFF, with DLL | T <sub>PSDLL</sub> /T <sub>PHDLL</sub>   | XCV50   | 0.40 / -0.4 | 1.7 /-0.4 | 1.8 /0.4  | 2.1 /-0.4 | ns,<br>min |  |  |  |  |
|  |  | XCV100  | 0.40 /0.4   | 1.7 /-0.4 | 1.9 /0.4  | 2.1 /-0.4 | ns,<br>min |  |  |  |  |
|  |  | XCV150  | 0.40 /0.4   | 1.7 /-0.4 | 1.9 /0.4  | 2.1 /-0.4 | ns,<br>min |  |  |  |  |
|  |  | XCV200  | 0.40 /0.4   | 1.7 /-0.4 | 1.9 /0.4  | 2.1 /-0.4 | ns,<br>min |  |  |  |  |
|  |  | XCV300  | 0.40 /0.4   | 1.7 /-0.4 | 1.9 /0.4  | 2.1 /-0.4 | ns,<br>min |  |  |  |  |
|  |  | XCV400  | 0.40 /0.4   | 1.7 /-0.4 | 1.9 /0.4  | 2.1 /-0.4 | ns,<br>min |  |  |  |  |
|  |  | XCV600  | 0.40 /0.4   | 1.7 /-0.4 | 1.9 /0.4  | 2.1 /-0.4 | ns,<br>min |  |  |  |  |
|  |  | XCV800  | 0.40 /-0.4  | 1.7 /-0.4 | 1.9 /-0.4 | 2.1 /-0.4 | ns,<br>min |  |  |  |  |
|  |  | XCV1000 | 0.40 /-0.4  | 1.7 /-0.4 | 1.9 /0.4  | 2.1 /-0.4 | ns,<br>min |  |  |  |  |

IFF = Input Flip-Flop or Latch

- 2. DLL output jitter is already included in the timing calculation.
- 3. A Zero "0" Hold Time listing indicates no hold time or a negative hold time. Negative values can not be guaranteed "best-case", but if a "0" is listed, there is no positive hold time.

<sup>1.</sup> Set-up time is measured relative to the Global Clock input signal with the fastest route and the lightest load. Hold time is measured relative to the Global Clock input signal with the slowest route and heaviest load.



# Virtex<sup>™</sup> 2.5 V Field Programmable Gate Arrays

DS003-4 (v4.0) March 1, 2013

**Production Product Specification** 

# **Virtex Pin Definitions**

Table 1: Special Purpose Pins

| Pin Name                                       | Dedicated<br>Pin | Direction                     | Description  |
|--|------------------|-------------------------------|--|
| GCK0, GCK1,<br>GCK2, GCK3                      | Yes              | Input                         | Clock input pins that connect to Global Clock Buffers. These pins become user inputs when not needed for clocks.   |
| M0, M1, M2                                     | Yes              | Input                         | Mode pins are used to specify the configuration mode.  |
| CCLK   | Yes              | Input or<br>Output            | The configuration Clock I/O pin: it is an input for SelectMAP and slave-serial modes, and output in master-serial mode. After configuration, it is input only, logic level = Don't Care.                                   |
| PROGRAM  | Yes              | Input                         | Initiates a configuration sequence when asserted Low.  |
| DONE   | Yes              | Bidirectional                 | Indicates that configuration loading is complete, and that the start-up sequence is in progress. The output can be open drain.   |
| INIT   | No               | Bidirectional<br>(Open-drain) | When Low, indicates that the configuration memory is being cleared. The pin becomes a user I/O after configuration.  |
| BUSY/<br>DOUT                                  | No               | Output                        | In SelectMAP mode, BUSY controls the rate at which configuration data is loaded. The pin becomes a user I/O after configuration unless the SelectMAP port is retained.   |
|  |                  |                               | In bit-serial modes, DOUT provides header information to downstream devices in a daisy-chain. The pin becomes a user I/O after configuration.  |
| D0/DIN,<br>D1, D2,<br>D3, D4,<br>D5, D6,<br>D7 | No               | Input or<br>Output            | In SelectMAP mode, D0 - D7 are configuration data pins. These pins become user I/Os after configuration unless the SelectMAP port is retained.  In bit-serial modes, DIN is the single data input. This pin becomes a user |
|  |                  | _                             | I/O after configuration.   |
| WRITE  | No               | Input                         | In SelectMAP mode, the active-low Write Enable signal. The pin becomes a user I/O after configuration unless the SelectMAP port is retained.   |
| CS   | No               | Input                         | In SelectMAP mode, the active-low Chip Select signal. The pin becomes a user I/O after configuration unless the SelectMAP port is retained.  |
| TDI, TDO,<br>TMS, TCK                          | Yes              | Mixed                         | Boundary-scan Test-Access-Port pins, as defined in IEEE 1149.1.  |
| DXN, DXP                                       | Yes              | N/A                           | Temperature-sensing diode pins. (Anode: DXP, cathode: DXN)   |
| V <sub>CCINT</sub>                             | Yes              | Input                         | Power-supply pins for the internal core logic.   |
| V <sub>CCO</sub>                               | Yes              | Input                         | Power-supply pins for the output drivers (subject to banking rules)  |
| V <sub>REF</sub>                               | No               | Input                         | Input threshold voltage pins. Become user I/Os when an external threshold voltage is not needed (subject to banking rules).  |
| GND  | Yes              | Input                         | Ground   |

<sup>© 1999-2013</sup> Xilinx, Inc. All rights reserved. All Xilinx trademarks, registered trademarks, patents, and disclaimers are as listed at <a href="http://www.xilinx.com/legal.htm">http://www.xilinx.com/legal.htm</a>.
All other trademarks and registered trademarks are the property of their respective owners. All specifications are subject to change without notice.



Table 3: Virtex Pinout Tables (BGA) (Continued)

| Pin Name   | Device              | BG256  | BG352   | BG432  | BG560  |
|--|---------------------|--|---|--|--|
| VCCINT  Notes: Superset includes all pins, including the ones in bold type. Subset excludes pins in bold type. In BG352, for XCV300 all the VCCINT pins in the superset must be connected. For XCV150/200, VCCINT pins in the subset must be connected, and pins in bold type can be left unconnected (these unconnected pins cannot be used as user I/O.) In BG432, for XCV400/600/800 all VCCINT pins in the superset must be connected. For XCV300, VCCINT pins in the subset must be connected, and pins in bold type can be left unconnected (these unconnected pins cannot be used as user I/O.) In BG560, for XCV800/1000 all VCCINT pins in the superset must be connected. For XCV400/600, VCCINT pins in the superset must be connected. For XCV400/600, VCCINT pins in the subset must be connected, and pins in bold type can be left unconnected (these unconnected pins cannot be used as user I/O.) | XCV50/100           | C10, D6,<br>D15, F4,<br>F17, L3,<br>L18, R4,<br>R17, U6,<br>U15, V10 | N/A   | N/A  | N/A  |
|  | XCV150/200/300      | Same as<br>above   | A20, C14,<br>D10, J24,<br>K4, P2, P25,<br>V24, W2,<br>AC10, AE14,<br>AE19,<br>B16, D12,<br>L1, L25,<br>R23, T1,<br>AF11, AF16 | A10, A17, B23,<br>C14, C19, K3,<br>K29, N2, N29,<br>T1, T29, W2,<br>W31, AB2,<br>AB30, AJ10,<br>AJ16, AK13,<br>AK19, AK22,<br>B26, C7, F1,<br>F30, AE29, AF1,<br>AH8, AH24 | N/A  |
|  | XCV400/600/800/1000 | N/A  | N/A   | Same as above  | A21, B14, B18,<br>B28, C24, E9,<br>E12, F2, H30,<br>J1, K32, N1,<br>N33, U5, U30,<br>Y2, Y31, AD2,<br>AD32, AG3,<br>AG31, AK8,<br>AK11, AK17,<br>AK20, AL14,<br>AL27, AN25,<br>B12, C22, M3,<br>N29, AB2,<br>AB32, AJ13,<br>AL22 |
| V <sub>CCO</sub> , Bank 0  | All                 | D7, D8   | A17, B25,<br>D19  | A21, C29, D21  | A22, A26, A30,<br>B19, B32   |
| V <sub>CCO</sub> , Bank 1  | All                 | D13, D14   | A10, D7,<br>D13   | A1, A11, D11   | A10, A16, B13,<br>C3, E5   |
| V <sub>CCO</sub> , Bank 2  | All                 | G17, H17   | B2, H4, K1  | C3, L1, L4   | B2, D1, H1, M1,<br>R2  |
| V <sub>CCO</sub> , Bank 3  | All                 | N17, P17   | P4, U1, Y4  | AA1, AA4, AJ3  | V1, AA2, AD1,<br>AK1, AL2  |
| V <sub>CCO</sub> , Bank 4  | All                 | U13, U14   | AC8, AE2,<br>AF10   | AH11, AL1,<br>AL11   | AM2, AM15,<br>AN4, AN8, AN12   |
| V <sub>CCO</sub> , Bank 5  | All                 | U7, U8   | AC14, AC20,<br>AF17   | AH21, AJ29,<br>AL21  | AL31, AM21,<br>AN18, AN24,<br>AN30   |
| V <sub>CCO</sub> , Bank 6  | All                 | N4, P4   | U26, W23,<br>AE25   | AA28, AA31,<br>AL31  | W32, AB33,<br>AF33, AK33,<br>AM32  |



Table 3: Virtex Pinout Tables (BGA) (Continued)

| Pin Name  | Device     | BG256  | BG352  | BG432  | BG560   |
|---|------------|--|--|--|---|
| V <sub>REF</sub> , Bank 7   | XCV50      | G3, H1   | N/A  | N/A  | N/A   |
| (V <sub>REF</sub> pins are listed   | XCV100/150 | + D1   | D26, G26,  | N/A  | N/A   |
| incrementally. Connect all pins listed for both the   |            |  | L26  |  |   |
| required device and all   | XCV200/300 | + B2   | + E24  | F28, F31,  | N/A   |
| smaller devices listed in the same package.)  |            |  |  | J30, N30   |   |
| Within each bank, if input reference voltage is not required, all V <sub>REF</sub> pins are | XCV400     | N/A  | N/A  | + R31  | E31, G31, K31,<br>P31, T31  |
| general I/O.  | XCV600     | N/A  | N/A  | + J28  | + H32   |
|   | XCV800     | N/A  | N/A  | + M28  | + L33   |
|   | XCV1000    | N/A  | N/A  | N/A  | + D31   |
| GND   | All        | C3, C18, D4, D5, D9, D10, D11, D12, D16, D17, E4, E17, J4, J17, K4, K17, L4, L17, M4, M17, T4, T17, U4, U5, U9, U10, U11, U12, U16, U17, V3, V18 | A1, A2, A5,<br>A8, A14,<br>A19, A22,<br>A25, A26,<br>B1, B26, E1,<br>E26, H1,<br>H26, N1,<br>P26, W1,<br>W26, AB1,<br>AB26, AF1,<br>AF2, AF5,<br>AF8, AF13,<br>AF19, AF22,<br>AF25, AF26 | A2, A3, A7, A9, A14, A18, A23, A25, A29, A30, B1, B2, B30, B31, C1, C31, D16, G1, G31, J1, J31, P1, P31, T4, T28, V1, V31, AC1, AC31, AE1, AE31, AH16, AJ1, AJ31, AK1, AK2, AK30, AK31, AL2, AL3, AL7, AL9 AL14, AL18 AL23, AL25, AL29, AL30 | A1, A7, A12, A14, A18, A20, A24, A29, A32, A33, B1, B6, B9, B15, B23, B27, B31, C2, E1, F32, G2, G33, J32, K1, L2, M33, P1, P33, R32, T1, V33, W2, Y1, Y33, AB1, AC32, AD33, AE2, AG1, AG32, AH2, AJ33, AL32, AM3, AM7, AM11, AM19, AM25, AM28, AM33, AN1, AN2, AN5, AN10, AN14, AN16, AN20, AN22, AN27, AN33 |
| GND <sup>(1)</sup>  | All        | J9, J10,<br>J11, J12,<br>K9, K10,<br>K11, K12,<br>L9, L10,<br>L11, L12,<br>M9, M10,<br>M11, M12  | N/A  | N/A  | N/A   |
| No Connect  | All        | N/A  | N/A  | N/A  | C31, AC2, AK4,<br>AL3   |

### Notes:

1. 16 extra balls (grounded) at package center.



Table 4: Virtex Pinout Tables (Fine-Pitch BGA) (Continued)

| Pin Name  | Device     | FG256    | FG456         | FG676                      | FG680                          |
|---|------------|----------|---------------|----------------------------|--------------------------------|
| V <sub>REF</sub> Bank 1   | XCV50      | B9, C11  | N/A           | N/A                        | N/A                            |
| (VREF pins are listed   | XCV100/150 | + E11    | A18, B13, E14 | N/A                        | N/A                            |
| incrementally. Connect all pins listed for both   | XCV200/300 | + A14    | + A19         | N/A                        | N/A                            |
| the required device and all smaller devices   | XCV400     | N/A      | N/A           | A14, C20, C21,<br>D15, G16 | N/A                            |
| listed in the same package.) Within each bank, if   | XCV600     | N/A      | N/A           | + B19                      | B6, B8, B18,<br>D11, D13, D17  |
| input reference voltage   | XCV800     | N/A      | N/A           | + A17                      | + B14                          |
| is not required, all V <sub>REF</sub> pins are general I/O.                                   | XCV1000    | N/A      | N/A           | N/A                        | + B5                           |
| V <sub>REF</sub> , Bank 2   | XCV50      | F13, H13 | N/A           | N/A                        | N/A                            |
| (V <sub>REF</sub> pins are listed   | XCV100/150 | + F14    | F21, H18, K21 | N/A                        | N/A                            |
| incrementally. Connect all pins listed for both   | XCV200/300 | + E13    | + D22         | N/A                        | N/A                            |
| the required device and all smaller devices   | XCV400     | N/A      | N/A           | F24, H23, K20,<br>M23, M26 | N/A                            |
| listed in the same package.) Within each bank, if   | XCV600     | N/A      | N/A           | + G26                      | G1, H4, J1, L2,<br>V5, W3      |
| input reference voltage   | XCV800     | N/A      | N/A           | + K25                      | + N1                           |
| is not required, all V <sub>REF</sub> pins are general I/O.                                   | XCV1000    | N/A      | N/A           | N/A                        | + D2                           |
| V <sub>REF</sub> , Bank 3   | XCV50      | K16, L14 | N/A           | N/A                        | N/A                            |
| (V <sub>REF</sub> pins are listed   | XCV100/150 | + L13    | N21, R19, U21 | N/A                        | N/A                            |
| incrementally. Connect all pins listed for both   | XCV200/300 | + M13    | + U20         | N/A                        | N/A                            |
| the required device and all smaller devices listed in the same package.) Within each bank, if | XCV400     | N/A      | N/A           | R23, R25, U21,<br>W22, W23 | N/A                            |
|   | XCV600     | N/A      | N/A           | + W26                      | AC1, AJ2, AK3,<br>AL4, AR1, Y1 |
| input reference voltage   | XCV800     | N/A      | N/A           | + U25                      | + AF3                          |
| is not required, all V <sub>REF</sub> pins are general I/O.                                   | XCV1000    | N/A      | N/A           | N/A                        | + AP4                          |



Table 4: Virtex Pinout Tables (Fine-Pitch BGA) (Continued)

| Pin Name   | Device | FG256 | FG456   | FG676   | FG680 |
|--|--------|-------|---|---|-------|
| No Connect (No-connect pins are listed incrementally. All pins listed for both the required device and all larger devices listed in the same package are no connects.) | XCV800 | N/A   | N/A   | A2, A3, A15, A25,<br>B1, B6, B11, B16,<br>B21, B24, B26,<br>C1, C2, C25, C26,<br>F2, F6, F21, F25,<br>L2, L25, N25, P2,<br>T2, T25, AA2,<br>AA6, AA21, AA25,<br>AD1, AD2, AD25,<br>AE1, AE3, AE6,<br>AE11, AE14,<br>AE16, AE21,<br>AE24, AE26, AF2,<br>AF24, AF25 | N/A   |
|  | XCV600 | N/A   | N/A   | same as above   | N/A   |
|  | XCV400 | N/A   | N/A   | + A9, A10, A13,<br>A16, A24, AC1,<br>AC25, AE12,<br>AE15, AF3, AF10,<br>AF11, AF13,<br>AF14, AF16,<br>AF18, AF23, B4,<br>B12, B13, B15,<br>B17, D1, D25,<br>H26, J1, K26, L1,<br>M1, M25, N1, N26,<br>P1, P26, R2, R26,<br>T1, T26, U26, V1                       | N/A   |
|  | XCV300 | N/A   | D4, D19, W4,<br>W19   | N/A   | N/A   |
|  | XCV200 | N/A   | + A2, A6, A12,<br>B11, B16, C2,<br>D1, D18, E17,<br>E19, G2, G22,<br>L2, L19, M2,<br>M21, R3, R20,<br>U3, U18, Y22,<br>AA1, AA3, AA11,<br>AA16, AB7,<br>AB12, AB21, | N/A   | N/A   |
|  | XCV150 | N/A   | + A13, A14,<br>C8, C9, E13,<br>F11, H21, J1, J4,<br>K2, K18, K19,<br>M17, N1, P1, P5,<br>P22, R22, W13,<br>W15, AA9,<br>AA10, AB8,<br>AB14                          | N/A   | N/A   |



# **TQ144 Pin Function Diagram**





Figure 2: TQ144 Pin Function Diagram



# **BG432 Pin Function Diagram**




DS003\_21\_100300

Figure 6: BG432 Pin Function Diagram



# **FG456 Pin Function Diagram**



(Top view)

Figure 9: FG456 Pin Function Diagram

#### Notes:

Packages FG456 and FG676 are layout compatible.