



Welcome to **E-XFL.COM** 

# Understanding <u>Embedded - FPGAs (Field Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

#### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

| Details                        |  |
|--------------------------------|--|
| Product Status                 | Obsolete   |
| Number of LABs/CLBs            | 1536   |
| Number of Logic Elements/Cells | 6912   |
| Total RAM Bits                 | 65536  |
| Number of I/O                  | 166  |
| Number of Gates                | 322970   |
| Voltage - Supply               | 2.375V ~ 2.625V  |
| Mounting Type                  | Surface Mount  |
| Operating Temperature          | -40°C ~ 100°C (TJ)   |
| Package / Case                 | 240-BFQFP  |
| Supplier Device Package        | 240-PQFP (32x32)   |
| Purchase URL                   | https://www.e-xfl.com/product-detail/xilinx/xcv300-4pq240i |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong




DS003-2 (v4.0) March 1, 2013

## Virtex<sup>™</sup> 2.5 V Field Programmable Gate Arrays

#### **Product Specification**

The output buffer and all of the IOB control signals have independent polarity controls.



vao\_b.eps

Figure 1: Virtex Architecture Overview

All pads are protected against damage from electrostatic discharge (ESD) and from over-voltage transients. Two forms of over-voltage protection are provided, one that permits 5 V compliance, and one that does not. For 5 V compliance, a Zener-like structure connected to ground turns on when the output rises to approximately 6.5 V. When PCI 3.3 V compliance is required, a conventional clamp diode is connected to the output supply voltage,  $V_{\rm CCO}$ .

Optional pull-up and pull-down resistors and an optional weak-keeper circuit are attached to each pad. Prior to configuration, all pins not involved in configuration are forced into their high-impedance state. The pull-down resistors and the weak-keeper circuits are inactive, but inputs can optionally be pulled up.

The activation of pull-up resistors prior to configuration is controlled on a global basis by the configuration mode pins. If the pull-up resistors are not activated, all the pins will float. Consequently, external pull-up or pull-down resistors must be provided on pins required to be at a well-defined logic level prior to configuration.

All Virtex IOBs support IEEE 1149.1-compatible boundary scan testing.

# **Architectural Description**

### **Virtex Array**

The Virtex user-programmable gate array, shown in Figure 1, comprises two major configurable elements: configurable logic blocks (CLBs) and input/output blocks (IOBs).

- CLBs provide the functional elements for constructing logic
- IOBs provide the interface between the package pins and the CLBs

CLBs interconnect through a general routing matrix (GRM). The GRM comprises an array of routing switches located at the intersections of horizontal and vertical routing channels. Each CLB nests into a VersaBlock™ that also provides local routing resources to connect the CLB to the GRM.

The VersaRing<sup>™</sup> I/O interface provides additional routing resources around the periphery of the device. This routing improves I/O routability and facilitates pin locking.

The Virtex architecture also includes the following circuits that connect to the GRM.

- Dedicated block memories of 4096 bits each
- Clock DLLs for clock-distribution delay compensation and clock domain control
- 3-State buffers (BUFTs) associated with each CLB that drive dedicated segmentable horizontal routing resources

Values stored in static memory cells control the configurable logic elements and interconnect resources. These values load into the memory cells on power-up, and can reload if necessary to change the function of the device.

### Input/Output Block

The Virtex IOB, Figure 2, features SelectIO™ inputs and outputs that support a wide variety of I/O signalling standards, see Table 1.

The three IOB storage elements function either as edge-triggered D-type flip-flops or as level sensitive latches. Each IOB has a clock signal (CLK) shared by the three flip-flops and independent clock enable signals for each flip-flop.

In addition to the CLK and CE control signals, the three flip-flops share a Set/Reset (SR). For each flip-flop, this signal can be independently configured as a synchronous Set, a synchronous Reset, an asynchronous Preset, or an asynchronous Clear.

© 1999-2013 Xilinx, Inc. All rights reserved. All Xilinx trademarks, registered trademarks, patents, and disclaimers are as listed at <a href="http://www.xilinx.com/legal.htm">http://www.xilinx.com/legal.htm</a>.
All other trademarks and registered trademarks are the property of their respective owners. All specifications are subject to change without notice.






Figure 2: Virtex Input/Output Block (IOB)

Table 1: Supported Select I/O Standards

| I/O Standard       | Input Reference<br>Voltage (V <sub>REF</sub> ) | Output Source<br>Voltage (V <sub>CCO</sub> ) | Board Termination<br>Voltage (V <sub>TT</sub> ) | 5 V Tolerant |
|--------------------|--|--|---|--------------|
| LVTTL 2 – 24 mA    | N/A  | 3.3  | N/A   | Yes          |
| LVCMOS2            | N/A  | 2.5  | N/A   | Yes          |
| PCI, 5 V           | N/A  | 3.3  | N/A   | Yes          |
| PCI, 3.3 V         | N/A  | 3.3  | N/A   | No           |
| GTL                | 0.8  | N/A  | 1.2   | No           |
| GTL+               | 1.0  | N/A  | 1.5   | No           |
| HSTL Class I       | 0.75   | 1.5  | 0.75  | No           |
| HSTL Class III     | 0.9  | 1.5  | 1.5   | No           |
| HSTL Class IV      | 0.9  | 1.5  | 1.5   | No           |
| SSTL3 Class I &II  | 1.5  | 3.3  | 1.5   | No           |
| SSTL2 Class I & II | 1.25   | 2.5  | 1.25  | No           |
| CTT                | 1.5  | 3.3  | 1.5   | No           |
| AGP                | 1.32   | 3.3  | N/A   | No           |



more I/O pins convert to  $V_{REF}$  pins. Since these are always a superset of the  $V_{REF}$  pins used for smaller devices, it is possible to design a PCB that permits migration to a larger device if necessary. All the  $V_{REF}$  pins for the largest device anticipated must be connected to the  $V_{REF}$  voltage, and not used for I/O.

In smaller devices, some  $V_{CCO}$  pins used in larger devices do not connect within the package. These unconnected pins can be left unconnected externally, or can be connected to the  $V_{CCO}$  voltage to permit migration to a larger device if necessary.

In TQ144 and PQ/HQ240 packages, all  $V_{CCO}$  pins are bonded together internally, and consequently the same  $V_{CCO}$  voltage must be connected to all of them. In the CS144 package, bank pairs that share a side are interconnected internally, permitting four choices for  $V_{CCO}$ . In both cases, the  $V_{REF}$  pins remain internally connected as eight banks, and can be used as described previously.

### **Configurable Logic Block**

The basic building block of the Virtex CLB is the logic cell (LC). An LC includes a 4-input function generator, carry logic, and a storage element. The output from the function generator in each LC drives both the CLB output and the D input of the flip-flop. Each Virtex CLB contains four LCs, organized in two similar slices, as shown in Figure 4.

Figure 5 shows a more detailed view of a single slice.

In addition to the four basic LCs, the Virtex CLB contains logic that combines function generators to provide functions

of five or six inputs. Consequently, when estimating the number of system gates provided by a given device, each CLB counts as 4.5 LCs.

### Look-Up Tables

Virtex function generators are implemented as 4-input look-up tables (LUTs). In addition to operating as a function generator, each LUT can provide a 16 x 1-bit synchronous RAM. Furthermore, the two LUTs within a slice can be combined to create a 16 x 2-bit or 32 x 1-bit synchronous RAM, or a 16x1-bit dual-port synchronous RAM.

The Virtex LUT can also provide a 16-bit shift register that is ideal for capturing high-speed or burst-mode data. This mode can also be used to store data in applications such as Digital Signal Processing.

### Storage Elements

The storage elements in the Virtex slice can be configured either as edge-triggered D-type flip-flops or as level-sensitive latches. The D inputs can be driven either by the function generators within the slice or directly from slice inputs, bypassing the function generators.

In addition to Clock and Clock Enable signals, each Slice has synchronous set and reset signals (SR and BY). SR forces a storage element into the initialization state specified for it in the configuration. BY forces it into the opposite state. Alternatively, these signals can be configured to operate asynchronously. All of the control signals are independently invertible, and are shared by the two flip-flops within the slice.




Figure 4: 2-Slice Virtex CLB



Each block SelectRAM cell, as illustrated in Figure 6, is a fully synchronous dual-ported 4096-bit RAM with independent control signals for each port. The data widths of the two ports can be configured independently, providing built-in bus-width conversion.




Figure 6: Dual-Port Block SelectRAM

Table 4 shows the depth and width aspect ratios for the block SelectRAM.

Table 4: Block SelectRAM Port Aspect Ratios

| Width | Depth | ADDR Bus   | Data Bus   |
|-------|-------|------------|------------|
| 1     | 4096  | ADDR<11:0> | DATA<0>    |
| 2     | 2048  | ADDR<10:0> | DATA<1:0>  |
| 4     | 1024  | ADDR<9:0>  | DATA<3:0>  |
| 8     | 512   | ADDR<8:0>  | DATA<7:0>  |
| 16    | 256   | ADDR<7:0>  | DATA<15:0> |

The Virtex block SelectRAM also includes dedicated routing to provide an efficient interface with both CLBs and other block SelectRAMs. Refer to XAPP130 for block SelectRAM timing waveforms.

### **Programmable Routing Matrix**

It is the longest delay path that limits the speed of any worst-case design. Consequently, the Virtex routing architecture and its place-and-route software were defined in a single optimization process. This joint optimization minimizes long-path delays, and consequently, yields the best system performance.

The joint optimization also reduces design compilation times because the architecture is software-friendly. Design cycles are correspondingly reduced due to shorter design iteration times.




Figure 7: Virtex Local Routing

### **Local Routing**

The VersaBlock provides local routing resources, as shown in Figure 7, providing the following three types of connections.

- Interconnections among the LUTs, flip-flops, and GRM
- Internal CLB feedback paths that provide high-speed connections to LUTs within the same CLB, chaining them together with minimal routing delay
- Direct paths that provide high-speed connections between horizontally adjacent CLBs, eliminating the delay of the GRM.



Four dedicated clock pads are provided, one adjacent to each of the global buffers. The input to the global buffer is

selected either from these pads or from signals in the general purpose routing.




Figure 9: Global Clock Distribution Network

#### Delay-Locked Loop (DLL)

Associated with each global clock input buffer is a fully digital Delay-Locked Loop (DLL) that can eliminate skew between the clock input pad and internal clock-input pins throughout the device. Each DLL can drive two global clock networks. The DLL monitors the input clock and the distributed clock, and automatically adjusts a clock delay element. Clock edges reach internal flip-flops one to four clock periods after they arrive at the input. This closed-loop system effectively eliminates clock-distribution delay by ensuring that clock edges arrive at internal flip-flops in synchronism with clock edges arriving at the input.

In addition to eliminating clock-distribution delay, the DLL provides advanced control of multiple clock domains. The DLL provides four quadrature phases of the source clock, can double the clock, or divide the clock by 1.5, 2, 2.5, 3, 4, 5, 8, or 16.

The DLL also operates as a clock mirror. By driving the output from a DLL off-chip and then back on again, the DLL can be used to de-skew a board level clock among multiple Virtex devices.

In order to guarantee that the system clock is operating correctly prior to the FPGA starting up after configuration, the DLL can delay the completion of the configuration process until after it has achieved lock.

See **DLL Timing Parameters**, page 21 of Module 3, for frequency range information.

### **Boundary Scan**

Virtex devices support all the mandatory boundary-scan instructions specified in the IEEE standard 1149.1. A Test Access Port (TAP) and registers are provided that implement the EXTEST, INTEST, SAMPLE/PRELOAD, BYPASS, IDCODE, USERCODE, and HIGHZ instructions. The TAP also supports two internal scan chains and configuration/readback of the device.The TAP uses dedicated package pins that always operate using LVTTL. For TDO to operate using LVTTL, the  $\rm V_{CCO}$  for Bank 2 should be 3.3 V. Otherwise, TDO switches rail-to-rail between ground and  $\rm V_{CCO}$ .

Boundary-scan operation is independent of individual IOB configurations, and unaffected by package type. All IOBs, including un-bonded ones, are treated as independent 3-state bidirectional pins in a single scan chain. Retention of the bidirectional test capability after configuration facilitates the testing of external interconnections, provided the user design or application is turned off.

Table 5 lists the boundary-scan instructions supported in Virtex FPGAs. Internal signals can be captured during EXTEST by connecting them to un-bonded or unused IOBs. They can also be connected to the unused outputs of IOBs defined as unidirectional input pins.

Before the device is configured, all instructions except USER1 and USER2 are available. After configuration, all instructions are available. During configuration, it is recommended that those operations using the boundary-scan register (SAMPLE/PRELOAD, INTEST, EXTEST) not be performed.



ers with a common user interface regardless of their choice of entry and verification tools. The XDM software simplifies the selection of implementation options with pull-down menus and on-line help.

Application programs ranging from schematic capture to Placement and Routing (PAR) can be accessed through the XDM software. The program command sequence is generated prior to execution, and stored for documentation.

Several advanced software features facilitate Virtex design. RPMs, for example, are schematic-based macros with relative location constraints to guide their placement. They help ensure optimal implementation of common functions.

For HDL design entry, the Xilinx FPGA Foundation development system provides interfaces to the following synthesis design environments.

- Synopsys (FPGA Compiler, FPGA Express)
- Exemplar (Spectrum)
- Synplicity (Synplify)

For schematic design entry, the Xilinx FPGA Foundation and alliance development system provides interfaces to the following schematic-capture design environments.

- Mentor Graphics V8 (Design Architect, QuickSim II)
- Viewlogic Systems (Viewdraw)

Third-party vendors support many other environments.

A standard interface-file specification, Electronic Design Interchange Format (EDIF), simplifies file transfers into and out of the development system.

Virtex FPGAs supported by a unified library of standard functions. This library contains over 400 primitives and macros, ranging from 2-input AND gates to 16-bit accumulators, and includes arithmetic functions, comparators, counters, data registers, decoders, encoders, I/O functions, latches, Boolean functions, multiplexers, shift registers, and barrel shifters.

The "soft macro" portion of the library contains detailed descriptions of common logic functions, but does not contain any partitioning or placement information. The performance of these macros depends, therefore, on the partitioning and placement obtained during implementation.

RPMs, on the other hand, do contain predetermined partitioning and placement information that permits optimal implementation of these functions. Users can create their own library of soft macros or RPMs based on the macros and primitives in the standard library.

The design environment supports hierarchical design entry, with high-level schematics that comprise major functional blocks, while lower-level schematics define the logic in these blocks. These hierarchical design elements are automatically combined by the implementation tools. Different design entry tools can be combined within a hierarchical

design, thus allowing the most convenient entry method to be used for each portion of the design.

### **Design Implementation**

The place-and-route tools (PAR) automatically provide the implementation flow described in this section. The partitioner takes the EDIF net list for the design and maps the logic into the architectural resources of the FPGA (CLBs and IOBs, for example). The placer then determines the best locations for these blocks based on their interconnections and the desired performance. Finally, the router interconnects the blocks.

The PAR algorithms support fully automatic implementation of most designs. For demanding applications, however, the user can exercise various degrees of control over the process. User partitioning, placement, and routing information is optionally specified during the design-entry process. The implementation of highly structured designs can benefit greatly from basic floor planning.

The implementation software incorporates Timing Wizard® timing-driven placement and routing. Designers specify timing requirements along entire paths during design entry. The timing path analysis routines in PAR then recognize these user-specified requirements and accommodate them.

Timing requirements are entered on a schematic in a form directly relating to the system requirements, such as the targeted clock frequency, or the maximum allowable delay between two registers. In this way, the overall performance of the system along entire signal paths is automatically tailored to user-generated specifications. Specific timing information for individual nets is unnecessary.

### **Design Verification**

In addition to conventional software simulation, FPGA users can use in-circuit debugging techniques. Because Xilinx devices are infinitely reprogrammable, designs can be verified in real time without the need for extensive sets of software simulation vectors.

The development system supports both software simulation and in-circuit debugging techniques. For simulation, the system extracts the post-layout timing information from the design database, and back-annotates this information into the net list for use by the simulator. Alternatively, the user can verify timing-critical portions of the design using the TRACE® static timing analyzer.

For in-circuit debugging, the development system includes a download and readback cable. This cable connects the FPGA in the target system to a PC or workstation. After downloading the design into the FPGA, the designer can single-step the logic, readback the contents of the flip-flops, and so observe the internal logic state. Simple modifications can be downloaded into the system in a matter of minutes.



## **Configuration**

Virtex devices are configured by loading configuration data into the internal configuration memory. Some of the pins used for this are dedicated configuration pins, while others can be re-used as general purpose inputs and outputs once configuration is complete.

The following are dedicated pins:

- Mode pins (M2, M1, M0)
- Configuration clock pin (CCLK)
- PROGRAM pin
- DONE pin
- Boundary-scan pins (TDI, TDO, TMS, TCK)

Depending on the configuration mode chosen, CCLK can be an output generated by the FPGA, or it can be generated externally and provided to the FPGA as an input. The PROGRAM pin must be pulled High prior to reconfiguration.

Note that some configuration pins can act as outputs. For correct operation, these pins can require a  $V_{CCO}$  of 3.3 V to permit LVTTL operation. All the pins affected are in banks 2 or 3. The configuration pins needed for SelectMap (CS, Write) are located in bank 1.

After Virtex devices are configured, unused IOBs function as 3-state OBUFTs with weak pull downs. For a more detailed description than that given below, see the XAPP138, Virtex Configuration and Readback.

### **Configuration Modes**

Virtex supports the following four configuration modes.

- Slave-serial mode
- Master-serial mode
- SelectMAP mode
- · Boundary-scan mode

The Configuration mode pins (M2, M1, M0) select among these configuration modes with the option in each case of having the IOB pins either pulled up or left floating prior to configuration. The selection codes are listed in Table 7.

Configuration through the boundary-scan port is always available, independent of the mode selection. Selecting the boundary-scan mode simply turns off the other modes. The three mode pins have internal pull-up resistors, and default to a logic High if left unconnected. However, it is recommended to drive the configuration mode pins externally.

Table 7: Configuration Codes

| Configuration Mode | M2 | M1 | МО | <b>CCLK Direction</b> | Data Width | Serial D <sub>out</sub> | Configuration Pull-ups |
|--------------------|----|----|----|-----------------------|------------|-------------------------|------------------------|
| Master-serial mode | 0  | 0  | 0  | Out                   | 1          | Yes                     | No                     |
| Boundary-scan mode | 1  | 0  | 1  | N/A                   | 1          | No                      | No                     |
| SelectMAP mode     | 1  | 1  | 0  | In                    | 8          | No                      | No                     |
| Slave-serial mode  | 1  | 1  | 1  | In                    | 1          | Yes                     | No                     |
| Master-serial mode | 1  | 0  | 0  | Out                   | 1          | Yes                     | Yes                    |
| Boundary-scan mode | 0  | 0  | 1  | N/A                   | 1          | No                      | Yes                    |
| SelectMAP mode     | 0  | 1  | 0  | In                    | 8          | No                      | Yes                    |
| Slave-serial mode  | 0  | 1  | 1  | In                    | 1          | Yes                     | Yes                    |

#### Slave-Serial Mode

In slave-serial mode, the FPGA receives configuration data in bit-serial form from a serial PROM or other source of serial configuration data. The serial bitstream must be setup at the DIN input pin a short time before each rising edge of an externally generated CCLK.

For more information on serial PROMs, see the PROM data sheet at:

http://www.xilinx.com/bvdocs/publications/ds026.pdf.

Multiple FPGAs can be daisy-chained for configuration from a single source. After a particular FPGA has been configured, the data for the next device is routed to the DOUT pin. The data on the DOUT pin changes on the rising edge of CCLK.

The change of DOUT on the rising edge of CCLK differs from previous families, but does not cause a problem for

mixed configuration chains. This change was made to improve serial configuration rates for Virtex-only chains.

Figure 12 shows a full master/slave system. A Virtex device in slave-serial mode should be connected as shown in the third device from the left.

Slave-serial mode is selected by applying <111> or <011> to the mode pins (M2, M1, M0). A weak pull-up on the mode pins makes slave-serial the default mode if the pins are left unconnected. However, it is recommended to drive the configuration mode pins externally. Figure 13 shows slave-serial mode programming switching characteristics.

Table 8 provides more detail about the characteristics shown in Figure 13. Configuration must be delayed until the INIT pins of all daisy-chained FPGAs are High.



|  |                |  | Speed Grade |         |            |         |         |
|--|----------------|--|-------------|---------|------------|---------|---------|
| Description  | Device         | Symbol                                     | Min         | -6      | -5         | -4      | Units   |
| Setup and Hold Times with resp register <sup>(1)</sup> | ect to Clock ( | CLK at IOB input                           |             | Setup   | Time / Hol | d Time  |         |
| Pad, no delay  | All            | T <sub>IOPICK</sub> /T <sub>IOICKP</sub>   | 0.8 / 0     | 1.6 / 0 | 1.8 / 0    | 2.0 / 0 | ns, min |
| Pad, with delay  | XCV50          | T <sub>IOPICKD</sub> /T <sub>IOICKPD</sub> | 1.9 / 0     | 3.7 / 0 | 4.1 / 0    | 4.7 / 0 | ns, min |
|  | XCV100         |  | 1.9 / 0     | 3.7 / 0 | 4.1 / 0    | 4.7 / 0 | ns, min |
|  | XCV150         |  | 1.9 / 0     | 3.8 / 0 | 4.3 / 0    | 4.9 / 0 | ns, min |
|  | XCV200         |  | 2.0 / 0     | 3.9 / 0 | 4.4 / 0    | 5.0 / 0 | ns, min |
|  | XCV300         |  | 2.0 / 0     | 3.9 / 0 | 4.4 / 0    | 5.0 / 0 | ns, min |
|  | XCV400         |  | 2.1 / 0     | 4.1 / 0 | 4.6 / 0    | 5.3 / 0 | ns, min |
|  | XCV600         |  | 2.1 / 0     | 4.2 / 0 | 4.7 / 0    | 5.4 / 0 | ns, min |
|  | XCV800         |  | 2.2 / 0     | 4.4 / 0 | 4.9 / 0    | 5.6 / 0 | ns, min |
|  | XCV1000        |  | 2.3 / 0     | 4.5 / 0 | 5.0 / 0    | 5.8 / 0 | ns, min |
| ICE input  | All            | T <sub>IOICECK</sub> /T <sub>IOCKICE</sub> | 0.37/ 0     | 0.8 / 0 | 0.9 / 0    | 1.0 / 0 | ns, max |
| Set/Reset Delays                                       |                |  |             |         |            |         |         |
| SR input (IFF, synchronous)                            | All            | T <sub>IOSRCKI</sub>                       | 0.49        | 1.0     | 1.1        | 1.3     | ns, max |
| SR input to IQ (asynchronous)                          | All            | T <sub>IOSRIQ</sub>                        | 0.70        | 1.4     | 1.6        | 1.8     | ns, max |
| GSR to output IQ                                       | All            | T <sub>GSRQ</sub>                          | 4.9         | 9.7     | 10.9       | 12.5    | ns, max |

#### Notes:

<sup>1.</sup> A Zero "0" Hold Time listing indicates no hold time or a negative hold time. Negative values cannot be guaranteed "best-case", but if a "0" is listed, there is no positive hold time.

<sup>2.</sup> Input timing for LVTTL is measured at 1.4 V. For other I/O standards, see Table 3.



### **IOB Input Switching Characteristics Standard Adjustments**

|                                    |                       |                         |       | Speed | Grade |       |       |
|------------------------------------|-----------------------|-------------------------|-------|-------|-------|-------|-------|
| Description                        | Symbol                | Standard <sup>(1)</sup> | Min   | -6    | -5    | -4    | Units |
| Data Input Delay Adjustments       |                       |                         |       |       |       |       |       |
| Standard-specific data input delay | T <sub>ILVTTL</sub>   | LVTTL                   | 0     | 0     | 0     | 0     | ns    |
| adjustments                        | T <sub>ILVCMOS2</sub> | LVCMOS2                 | -0.02 | -0.04 | -0.04 | -0.05 | ns    |
|                                    | T <sub>IPCI33_3</sub> | PCI, 33 MHz, 3.3 V      | -0.05 | -0.11 | -0.12 | -0.14 | ns    |
|                                    | T <sub>IPCI33_5</sub> | PCI, 33 MHz, 5.0 V      | 0.13  | 0.25  | 0.28  | 0.33  | ns    |
|                                    | T <sub>IPCI66_3</sub> | PCI, 66 MHz, 3.3 V      | -0.05 | -0.11 | -0.12 | -0.14 | ns    |
|                                    | T <sub>IGTL</sub>     | GTL                     | 0.10  | 0.20  | 0.23  | 0.26  | ns    |
|                                    | T <sub>IGTLP</sub>    | GTL+                    | 0.06  | 0.11  | 0.12  | 0.14  | ns    |
|                                    | T <sub>IHSTL</sub>    | HSTL                    | 0.02  | 0.03  | 0.03  | 0.04  | ns    |
|                                    | T <sub>ISSTL2</sub>   | SSTL2                   | -0.04 | -0.08 | -0.09 | -0.10 | ns    |
|                                    | T <sub>ISSTL3</sub>   | SSTL3                   | -0.02 | -0.04 | -0.05 | -0.06 | ns    |
|                                    | T <sub>ICTT</sub>     | CTT                     | 0.01  | 0.02  | 0.02  | 0.02  | ns    |
|                                    | T <sub>IAGP</sub>     | AGP                     | -0.03 | -0.06 | -0.07 | -0.08 | ns    |

#### Notes:

### **IOB Output Switching Characteristics**

Output delays terminating at a pad are specified for LVTTL with 12 mA drive and fast slew rate. For other standards, adjust the delays with the values shown in **IOB Output Switching Characteristics Standard Adjustments**, page 9.

|  |                      |     | Speed | Grade |     |         |
|--|----------------------|-----|-------|-------|-----|---------|
| Description  | Symbol               | Min | -6    | -5    | -4  | Units   |
| Propagation Delays   |                      |     |       |       |     |         |
| O input to Pad   | T <sub>IOOP</sub>    | 1.2 | 2.9   | 3.2   | 3.5 | ns, max |
| O input to Pad via transparent latch                               | T <sub>IOOLP</sub>   | 1.4 | 3.4   | 3.7   | 4.0 | ns, max |
| 3-State Delays   |                      | ·   |       |       |     |         |
| T input to Pad high-impedance <sup>(1)</sup>                       | T <sub>IOTHZ</sub>   | 1.0 | 2.0   | 2.2   | 2.4 | ns, max |
| T input to valid data on Pad                                       | T <sub>IOTON</sub>   | 1.4 | 3.1   | 3.3   | 3.7 | ns, max |
| T input to Pad high-impedance via transparent latch <sup>(1)</sup> | T <sub>IOTLPHZ</sub> | 1.2 | 2.4   | 2.6   | 3.0 | ns, max |
| T input to valid data on Pad via transparent latch                 | T <sub>IOTLPON</sub> | 1.6 | 3.5   | 3.8   | 4.2 | ns, max |
| GTS to Pad high impedance <sup>(1)</sup>                           | T <sub>GTS</sub>     | 2.5 | 4.9   | 5.5   | 6.3 | ns, max |
| Sequential Delays  |                      |     | 1     | 1     |     | ,       |
| Clock CLK  |                      |     |       |       |     |         |
| Minimum Pulse Width, High  | T <sub>CH</sub>      | 0.8 | 1.5   | 1.7   | 2.0 | ns, min |
| Minimum Pulse Width, Low   | T <sub>CL</sub>      | 0.8 | 1.5   | 1.7   | 2.0 | ns, min |

<sup>1.</sup> Input timing for LVTTL is measured at 1.4 V. For other I/O standards, see Table 3.



### **Clock Distribution Guidelines**

|  |         |                       | Speed Grade |      |      |         |
|--|---------|-----------------------|-------------|------|------|---------|
| Description                              | Device  | Symbol                | -6          | -5   | -4   | Units   |
| Global Clock Skew <sup>(1)</sup>         |         |                       |             |      |      |         |
| Global Clock Skew between IOB Flip-flops | XCV50   | T <sub>GSKEWIOB</sub> | 0.10        | 0.12 | 0.14 | ns, max |
|  | XCV100  |                       | 0.12        | 0.13 | 0.15 | ns, max |
|  | XCV150  |                       | 0.12        | 0.13 | 0.15 | ns, max |
|  | XCV200  |                       | 0.13        | 0.14 | 0.16 | ns, max |
|  | XCV300  |                       | 0.14        | 0.16 | 0.18 | ns, max |
|  | XCV400  |                       | 0.13        | 0.13 | 0.14 | ns, max |
|  | XCV600  |                       | 0.14        | 0.15 | 0.17 | ns, max |
|  | XCV800  |                       | 0.16        | 0.17 | 0.20 | ns, max |
|  | XCV1000 |                       | 0.20        | 0.23 | 0.25 | ns, max |

#### Notes:

### **Clock Distribution Switching Characteristics**

|   |                   | Speed Grade |     |            |     |         |
|---|-------------------|-------------|-----|------------|-----|---------|
| Description                             | Symbol            | Min         | -6  | <b>-</b> 5 | -4  | Units   |
| GCLK IOB and Buffer                     |                   |             |     |            |     |         |
| Global Clock PAD to output.             | T <sub>GPIO</sub> | 0.33        | 0.7 | 0.8        | 0.9 | ns, max |
| Global Clock Buffer I input to O output | T <sub>GIO</sub>  | 0.34        | 0.7 | 0.8        | 0.9 | ns, max |

<sup>1.</sup> These clock-skew delays are provided for guidance only. They reflect the delays encountered in a typical design under worst-case conditions. Precise values for a particular design are provided by the timing analyzer.



### **Virtex Pin-to-Pin Input Parameter Guidelines**

All devices are 100% functionally tested. Listed below are representative values for typical pin locations and normal clock loading. Values are expressed in nanoseconds unless otherwise noted

### Global Clock Set-Up and Hold for LVTTL Standard, with DLL

|  |  |         |             | Speed     | Grade        |               |            |
|--|--|---------|-------------|-----------|--------------|---------------|------------|
| Description  | Symbol                                 | Device  | Min         | -6        | -5           | -4            | Units      |
| Input Setup and Hold Time Relations standards, adjust the setup time |  |         |             |           | r data input | with differen | t          |
| No Delay<br>Global Clock and IFF, with DLL                           | T <sub>PSDLL</sub> /T <sub>PHDLL</sub> | XCV50   | 0.40 / -0.4 | 1.7 /-0.4 | 1.8 /0.4     | 2.1 /-0.4     | ns,<br>min |
|  |  | XCV100  | 0.40 /0.4   | 1.7 /-0.4 | 1.9 /0.4     | 2.1 /-0.4     | ns,<br>min |
|  |  | XCV150  | 0.40 /0.4   | 1.7 /-0.4 | 1.9 /0.4     | 2.1 /-0.4     | ns,<br>min |
|  |  | XCV200  | 0.40 /0.4   | 1.7 /-0.4 | 1.9 /0.4     | 2.1 /-0.4     | ns,<br>min |
|  |  | XCV300  | 0.40 /0.4   | 1.7 /-0.4 | 1.9 /0.4     | 2.1 /-0.4     | ns,<br>min |
|  |  | XCV400  | 0.40 /0.4   | 1.7 /-0.4 | 1.9 /0.4     | 2.1 /-0.4     | ns,<br>min |
|  |  | XCV600  | 0.40 /0.4   | 1.7 /-0.4 | 1.9 /0.4     | 2.1 /-0.4     | ns,<br>min |
|  |  | XCV800  | 0.40 /-0.4  | 1.7 /-0.4 | 1.9 /-0.4    | 2.1 /-0.4     | ns,<br>min |
|  |  | XCV1000 | 0.40 /-0.4  | 1.7 /-0.4 | 1.9 /0.4     | 2.1 /-0.4     | ns,<br>min |

IFF = Input Flip-Flop or Latch

#### Notes:

- 2. DLL output jitter is already included in the timing calculation.
- 3. A Zero "0" Hold Time listing indicates no hold time or a negative hold time. Negative values can not be guaranteed "best-case", but if a "0" is listed, there is no positive hold time.

<sup>1.</sup> Set-up time is measured relative to the Global Clock input signal with the fastest route and the lightest load. Hold time is measured relative to the Global Clock input signal with the slowest route and heaviest load.



### **DLL Timing Parameters**

All devices are 100 percent functionally tested. Because of the difficulty in directly measuring many internal timing parameters, those parameters are derived from benchmark timing patterns. The following guidelines reflect worst-case values across the recommended operating conditions.

|                                    |                      |     |     | Speed |     |     |     |       |
|------------------------------------|----------------------|-----|-----|-------|-----|-----|-----|-------|
|                                    |                      | -   | -6  |       | -5  |     | 4   |       |
| Description                        | Symbol               | Min | Max | Min   | Max | Min | Max | Units |
| Input Clock Frequency (CLKDLLHF)   | FCLKINHF             | 60  | 200 | 60    | 180 | 60  | 180 | MHz   |
| Input Clock Frequency (CLKDLL)     | FCLKINLF             | 25  | 100 | 25    | 90  | 25  | 90  | MHz   |
| Input Clock Pulse Width (CLKDLLHF) | T <sub>DLLPWHF</sub> | 2.0 | -   | 2.4   | -   | 2.4 | -   | ns    |
| Input Clock Pulse Width (CLKDLL)   | T <sub>DLLPWLF</sub> | 2.5 | -   | 3.0   |     | 3.0 | -   | ns    |

#### Notes:

#### **DLL Clock Tolerance, Jitter, and Phase Information**

All DLL output jitter and phase specifications determined through statistical measurement at the package pins using a clock mirror configuration and matched drivers.

|  |                     |                    | CLK | DLLHF | CLI | <b>KDLL</b> |       |
|--|---------------------|--------------------|-----|-------|-----|-------------|-------|
| Description  | Symbol              | F <sub>CLKIN</sub> | Min | Max   | Min | Max         | Units |
| Input Clock Period Tolerance                                   | T <sub>IPTOL</sub>  |                    | -   | 1.0   | -   | 1.0         | ns    |
| Input Clock Jitter Tolerance (Cycle to Cycle)                  | T <sub>IJITCC</sub> |                    | -   | ± 150 | -   | ± 300       | ps    |
| Time Required for DLL to Acquire Lock                          | T <sub>LOCK</sub>   | > 60 MHz           | -   | 20    | -   | 20          | μs    |
|  |                     | 50 - 60 MHz        | -   | -     | -   | 25          | μs    |
|  |                     | 40 - 50 MHz        | -   | -     | -   | 50          | μs    |
|  |                     | 30 - 40 MHz        | -   | -     | -   | 90          | μs    |
|  |                     | 25 - 30 MHz        | -   | -     | -   | 120         | μs    |
| Output Jitter (cycle-to-cycle) for any DLL Clock Output (1)    | T <sub>OJITCC</sub> |                    |     | ± 60  |     | ± 60        | ps    |
| Phase Offset between CLKIN and CLKO <sup>(2)</sup>             | T <sub>PHIO</sub>   |                    |     | ± 100 |     | ± 100       | ps    |
| Phase Offset between Clock Outputs on the DLL <sup>(3)</sup>   | T <sub>PHOO</sub>   |                    |     | ± 140 |     | ± 140       | ps    |
| Maximum Phase Difference between CLKIN and CLKO <sup>(4)</sup> | T <sub>PHIOM</sub>  |                    |     | ± 160 |     | ± 160       | ps    |
| Maximum Phase Difference between Clock Outputs on the DLL (5)  | T <sub>PHOOM</sub>  |                    |     | ± 200 |     | ± 200       | ps    |

#### Notes:

- 1. Output Jitter is cycle-to-cycle jitter measured on the DLL output clock, excluding input clock jitter.
- 2. Phase Offset between CLKIN and CLKO is the worst-case fixed time difference between rising edges of CLKIN and CLKO, excluding Output Jitter and input clock jitter.
- Phase Offset between Clock Outputs on the DLL is the worst-case fixed time difference between rising edges of any two DLL outputs, excluding Output Jitter and input clock jitter.
- 4. Maximum Phase Difference between CLKIN an CLKO is the sum of Output Jitter and Phase Offset between CLKIN and CLKO, or the greatest difference between CLKIN and CLKO rising edges due to DLL alone (excluding input clock jitter).
- Maximum Phase Difference between Clock Outputs on the DLL is the sum of Output Jitter and Phase Offset between any DLL
  clock outputs, or the greatest difference between any two DLL output rising edges sue to DLL alone (excluding input clock jitter).
- 6. All specifications correspond to Commercial Operating Temperatures (0°C to +85°C).

<sup>1.</sup> All specifications correspond to Commercial Operating Temperatures (0°C to + 85°C).



| Date     | Version | Revision  |  |  |  |
|----------|---------|---|--|--|--|
| 01/00    | 1.9     | Updated DLL Jitter Parameter table and waveforms, added Delay Measurement Methodology table for different I/O standards, changed buffered Hex line info and Input/Output Timing measurement notes.  |  |  |  |
| 03/00    | 2.0     | New TBCKO values; corrected FG680 package connection drawing; new note about status of CCLK pin after configuration.  |  |  |  |
| 05/00    | 2.1     | Modified "Pins not listed" statement. Speed grade update to Final status.   |  |  |  |
| 05/00    | 2.2     | Modified Table 18.  |  |  |  |
| 09/00    | 2.3     | <ul> <li>Added XCV400 values to table under Minimum Clock-to-Out for Virtex Devices.</li> <li>Corrected Units column in table under IOB Input Switching Characteristics.</li> <li>Added values to table under CLB SelectRAM Switching Characteristics.</li> </ul> |  |  |  |
| 10/00    | 2.4     | <ul> <li>Corrected Pinout information for devices in the BG256, BG432, and BG560 packages in Table 18.</li> <li>Corrected BG256 Pin Function Diagram.</li> </ul>  |  |  |  |
| 04/02/01 | 2.5     | <ul> <li>Revised minimums for Global Clock Set-Up and Hold for LVTTL Standard, with DLL.</li> <li>Converted file to modularized format. See the Virtex Data Sheet section.</li> </ul>   |  |  |  |
| 04/19/01 | 2.6     | Clarified TIOCKP and TIOCKON IOB Output Switching Characteristics descriptors.  |  |  |  |
| 07/19/01 | 2.7     | Under Absolute Maximum Ratings, changed (T <sub>SOL</sub> ) to 220 °C.  |  |  |  |
| 07/26/01 | 2.8     | Removed T <sub>SOL</sub> parameter and added footnote to <b>Absolute Maximum Ratings</b> table.   |  |  |  |
| 10/29/01 | 2.9     | <ul> <li>Updated the speed grade designations used in data sheets, and added Table 1, which<br/>shows the current speed grade designation for each device.</li> </ul>   |  |  |  |
| 02/01/02 | 3.0     | Added footnote to DC Input and Output Levels table.   |  |  |  |
| 07/19/02 | 3.1     | <ul> <li>Removed mention of MIL-M-38510/605 specification.</li> <li>Added link to xapp158 from the Power-On Power Supply Requirements section.</li> </ul>   |  |  |  |
| 09/10/02 | 3.2     | Added Clock CLK to IOB Input Switching Characteristics and IOB Output Switching Characteristics.  |  |  |  |
| 03/01/13 | 4.0     | The products listed in this data sheet are obsolete. See XCN10016 for further information.  |  |  |  |

### **Virtex Data Sheet**

The Virtex Data Sheet contains the following modules:

- DS003-1, Virtex 2.5V FPGAs: Introduction and Ordering Information (Module 1)
- DS003-2, Virtex 2.5V FPGAs: Functional Description (Module 2)

- DS003-3, Virtex 2.5V FPGAs:
   DC and Switching Characteristics (Module 3)
- DS003-4, Virtex 2.5V FPGAs: Pinout Tables (Module 4)



Table 2: Virtex Pinout Tables (Chip-Scale and QFP Packages) (Continued)

| Pin Name   | Device     | CS144   | TQ144   | PQ/HQ240   |
|--|------------|---|---|--|
| V <sub>CCO</sub>   | All        | Banks 0 and 1:<br>A2, A13, D7<br>Banks 2 and 3:<br>B12, G11, M13<br>Banks 4 and 5:<br>N1, N7, N13<br>Banks 6 and 7:<br>B2, G2, M2 | No I/O Banks in this package: 1, 17, 37, 55, 73, 92, 109, 128 | No I/O Banks in this package: 15, 30, 44, 61, 76, 90, 105, 121, 136, 150, 165, 180, 197, 212, 226, 240 |
| V <sub>RFF</sub> Bank 0  | XCV50      | C4, D6  | 5, 13   | 218, 232   |
| (V <sub>REF</sub> pins are listed  | XCV100/150 | + B4  | + 7   | + 229  |
| incrementally. Connect   | XCV200/300 | N/A   | N/A   | + 236  |
| all pins listed for both the required device   | XCV400     | N/A   | N/A   | + 215  |
| and all smaller devices  | XCV600     | N/A   | N/A   | + 230  |
| listed in the same package.)   | XCV800     | N/A   | N/A   | + 222  |
| Within each bank, if input reference voltage is not required, all V <sub>REF</sub> pins are general I/O.           |            |   |   |  |
| V <sub>REF</sub> , Bank 1  | XCV50      | A10, B8   | 22, 30  | 191, 205   |
| (V <sub>REF</sub> pins are listed  | XCV100/150 | + D9  | + 28  | + 194  |
| incrementally. Connect all pins listed for both  | XCV200/300 | N/A   | N/A   | + 187  |
| the required device  | XCV400     | N/A   | N/A   | + 208  |
| and all smaller devices listed in the same   | XCV600     | N/A   | N/A   | + 193  |
| package.) Within each bank, if input reference voltage is not required, all V <sub>REF</sub> pins are general I/O. | XCV800     | N/A   | N/A   | + 201  |
| V <sub>REF</sub> , Bank 2  | XCV50      | D11, F10  | 42, 50  | 157, 171   |
| (V <sub>REF</sub> pins are listed  | XCV100/150 | + D13   | + 44  | + 168  |
| incrementally. Connect all pins listed for both  | XCV200/300 | N/A   | N/A   | + 175  |
| the required device  | XCV400     | N/A   | N/A   | + 154  |
| and all smaller devices listed in the same   | XCV600     | N/A   | N/A   | + 169  |
| package.) Within each bank, if input reference voltage is not required, all V <sub>REF</sub> pins are general I/O. | XCV800     | N/A   | N/A   | + 161  |



Table 3: Virtex Pinout Tables (BGA)

| Pin Name  | Device | BG256 | BG352 | BG432 | BG560 |
|-----------|--------|-------|-------|-------|-------|
| GCK0      | All    | Y11   | AE13  | AL16  | AL17  |
| GCK1      | All    | Y10   | AF14  | AK16  | AJ17  |
| GCK2      | All    | A10   | B14   | A16   | D17   |
| GCK3      | All    | B10   | D14   | D17   | A17   |
| MO        | All    | Y1    | AD24  | AH28  | AJ29  |
| M1        | All    | U3    | AB23  | AH29  | AK30  |
| M2        | All    | W2    | AC23  | AJ28  | AN32  |
| CCLK      | All    | B19   | C3    | D4    | C4    |
| PROGRAM   | All    | Y20   | AC4   | АН3   | AM1   |
| DONE      | All    | W19   | AD3   | AH4   | AJ5   |
| INIT      | All    | U18   | AD2   | AJ2   | AH5   |
| BUSY/DOUT | All    | D18   | E4    | D3    | D4    |
| D0/DIN    | All    | C19   | D3    | C2    | E4    |
| D1        | All    | E20   | G1    | K4    | K3    |
| D2        | All    | G19   | J3    | K2    | L4    |
| D3        | All    | J19   | M3    | P4    | P3    |
| D4        | All    | M19   | R3    | V4    | W4    |
| D5        | All    | P19   | U4    | AB1   | AB5   |
| D6        | All    | T20   | V3    | AB3   | AC4   |
| D7        | All    | V19   | AC3   | AG4   | AJ4   |
| WRITE     | All    | A19   | D5    | B4    | D6    |
| CS        | All    | B18   | C4    | D5    | A2    |
| TDI       | All    | C17   | В3    | В3    | D5    |
| TDO       | All    | A20   | D4    | C4    | E6    |
| TMS       | All    | D3    | D23   | D29   | B33   |
| TCK       | All    | A1    | C24   | D28   | E29   |
| DXN       | All    | W3    | AD23  | AH27  | AK29  |
| DXP       | All    | V4    | AE24  | AK29  | AJ28  |



Table 4: Virtex Pinout Tables (Fine-Pitch BGA) (Continued)

| Pin Name  | Device     | FG256   | FG456  | FG676  | FG680   |
|---|------------|---|--|--|---|
| V <sub>REF</sub> , Bank 7                                   | XCV50      | C1, H3  | N/A  | N/A  | N/A   |
| (V <sub>REF</sub> pins are listed                           | XCV100/150 | + D1  | E2, H4, K3   | N/A  | N/A   |
| incrementally. Connect all pins listed for both             | XCV200/300 | + B1  | + D2   | N/A  | N/A   |
| the required device and all smaller devices                 | XCV400     | N/A   | N/A  | F4, G4, K6, M2,<br>M5  | N/A   |
| listed in the same package.)                                | XCV600     | N/A   | N/A  | + H1   | E38, G38, L36,<br>N36, U36, U38   |
| Within each bank, if input reference voltage                | XCV800     | N/A   | N/A  | + K1   | + N38   |
| is not required, all V <sub>REF</sub> pins are general I/O. | XCV1000    | N/A   | N/A  | N/A  | + F36   |
| GND   | All        | A1, A16, B2,<br>B15, F6, F7,<br>F10, F11,<br>G6, G7, G8,<br>G9, G10,<br>G11, H7,<br>H8, H9, H10,<br>J7, J8, J9,<br>J10, K6, K7,<br>K8, K9, K10,<br>K11, L6, L7,<br>L10, L11,<br>R2, R15, T1,<br>T16 | A1, A22, B2, B21, C3, C20, J9, J10, J11, J12, J13, J14, K9, K10, K11, K12, K13, K14, L9, L10, L11, L12, L13, L14, M9, M10, M11, M12, M13, M14, N9, N10, N11, N12, N13, N14, P9, P10, P11, P12, P13, P14, Y3, Y20, AA2, AA21, AB1, AB22 | A1, A26, B2, B9, B14, B18, B25, C3, C24, D4, D23, E5, E22, J2, J25, K10, K11, K12, K13, K14, K15, K16, K17, L10, L11, L12, L13, L14, L15, L16, L17, M10, M11, M12, M13, M14, M15, M16, M17, N2, N10, N11, N12, N13, N14, N15, N16, N17, P10, P11, P12, P13, P14, P15, P16, P17, P25, R10, R11, R12, R13, R14, R15, R16, R17, T10, T11, T12, T13, T14, T15, T16, T17, U10, U11, U12, U13, U14, U15, U16, U17, V2, V25, AB5, AB22, AC4, AC23, AD3, AD24, AE2, AE9, AE13, AE18, AE25, AF1, AF26 | A1, A2, A3, A37, A38, A39, AA5, AA35, AH4, AH5, AH35, AR19, AR20, AR21, AR28, AR35, AT4, AT12, AT20, AT28, AT36, AU1, AU3, AU20, AU37, AU39, AV1, AV2, AV38, AV39, AW1, AW2, AW3, AW37, AW38, AW39, B1, B2, B38, B39, C1, C3, C20, C37, C39, D4, D12, D20, D28, D36, E5, E12, E19, E20, E21, E28, E35, M4, M5, M35, M36, W5, W35, Y3, Y4, Y5, Y35, Y36, Y37 |



Table 4: Virtex Pinout Tables (Fine-Pitch BGA) (Continued)

| Pin Name   | Device | FG256 | FG456   | FG676   | FG680 |
|--|--------|-------|---|---|-------|
| No Connect (No-connect pins are listed incrementally. All pins listed for both the required device and all larger devices listed in the same package are no connects.) | XCV800 | N/A   | N/A   | A2, A3, A15, A25,<br>B1, B6, B11, B16,<br>B21, B24, B26,<br>C1, C2, C25, C26,<br>F2, F6, F21, F25,<br>L2, L25, N25, P2,<br>T2, T25, AA2,<br>AA6, AA21, AA25,<br>AD1, AD2, AD25,<br>AE1, AE3, AE6,<br>AE11, AE14,<br>AE16, AE21,<br>AE24, AE26, AF2,<br>AF24, AF25 | N/A   |
|  | XCV600 | N/A   | N/A   | same as above   | N/A   |
|  | XCV400 | N/A   | N/A   | + A9, A10, A13,<br>A16, A24, AC1,<br>AC25, AE12,<br>AE15, AF3, AF10,<br>AF11, AF13,<br>AF14, AF16,<br>AF18, AF23, B4,<br>B12, B13, B15,<br>B17, D1, D25,<br>H26, J1, K26, L1,<br>M1, M25, N1, N26,<br>P1, P26, R2, R26,<br>T1, T26, U26, V1                       | N/A   |
|  | XCV300 | N/A   | D4, D19, W4,<br>W19   | N/A   | N/A   |
|  | XCV200 | N/A   | + A2, A6, A12,<br>B11, B16, C2,<br>D1, D18, E17,<br>E19, G2, G22,<br>L2, L19, M2,<br>M21, R3, R20,<br>U3, U18, Y22,<br>AA1, AA3, AA11,<br>AA16, AB7,<br>AB12, AB21, | N/A   | N/A   |
|  | XCV150 | N/A   | + A13, A14,<br>C8, C9, E13,<br>F11, H21, J1, J4,<br>K2, K18, K19,<br>M17, N1, P1, P5,<br>P22, R22, W13,<br>W15, AA9,<br>AA10, AB8,<br>AB14                          | N/A   | N/A   |



### **Pinout Diagrams**

The following diagrams, CS144 Pin Function Diagram, page 17 through FG680 Pin Function Diagram, page 27, illustrate the locations of special-purpose pins on Virtex FPGAs. Table 5 lists the symbols used in these diagrams. The diagrams also show I/O-bank boundaries.

Table 5: Pinout Diagram Symbols

| Symbol     | Pin Function   |  |  |
|------------|--|--|--|
| *          | General I/O  |  |  |
| *          | Device-dependent general I/O, n/c on smaller devices             |  |  |
| V          | V <sub>CCINT</sub>   |  |  |
| V          | Device-dependent V <sub>CCINT</sub> , n/c on smaller devices     |  |  |
| 0          | V <sub>CCO</sub>   |  |  |
| R          | V <sub>REF</sub>   |  |  |
| r          | Device-dependent V <sub>REF</sub> remains I/O on smaller devices |  |  |
| G          | Ground   |  |  |
| Ø, 1, 2, 3 | Global Clocks  |  |  |

Table 5: Pinout Diagram Symbols (Continued)

| Symbol                                       | Pin Function                       |
|--|------------------------------------|
| <b>0</b> , <b>0</b> , <b>2</b>               | M0, M1, M2                         |
| (0), (1), (2),<br>(3), (4), (5), (6),<br>(7) | D0/DIN, D1, D2, D3, D4, D5, D6, D7 |
| В  | DOUT/BUSY                          |
| D  | DONE                               |
| Р  | PROGRAM                            |
| I  | INIT                               |
| K  | CCLK                               |
| W  | WRITE                              |
| S  | <u>CS</u>                          |
| Т  | Boundary-scan Test Access Port     |
| +  | Temperature diode, anode           |
| _  | Temperature diode, cathode         |
| n  | No connect                         |

### **CS144 Pin Function Diagram**




Figure 1: CS144 Pin Function Diagram



### PQ240/HQ240 Pin Function Diagram




Figure 3: PQ240/HQ240 Pin Function Diagram



## **Revision History**

| Date        | Version | Revision   |
|-------------|---------|--|
| 11/98       | 1.0     | Initial Xilinx release.  |
| 01/99-02/99 | 1.2-1.3 | Both versions updated package drawings and specs.  |
| 05/99       | 1.4     | Addition of package drawings and specifications.   |
| 05/99       | 1.5     | Replaced FG 676 & FG680 package drawings.  |
| 07/99       | 1.6     | Changed Boundary Scan Information and changed Figure 11, Boundary Scan Bit Sequence. Updated IOB Input & Output delays. Added Capacitance info for different I/O Standards. Added 5 V tolerant information. Added DLL Parameters and waveforms and new Pin-to-pin Input and Output Parameter tables for Global Clock Input to Output and Setup and Hold. Changed Configuration Information including Figures 12, 14, 17 & 19. Added device-dependent listings for quiescent currents ICCINTQ and ICCOQ. Updated IOB Input and Output Delays based on default standard of LVTTL, 12 mA, Fast Slew Rate. Added IOB Input Switching Characteristics Standard Adjustments. |
| 09/99       | 1.7     | Speed grade update to preliminary status, Power-on specification and Clock-to-Out Minimums additions, "0" hold time listing explanation, quiescent current listing update, and Figure 6 ADDRA input label correction. Added T <sub>IJITCC</sub> parameter, changed T <sub>OJIT</sub> to T <sub>OPHASE</sub> .  |
| 01/00       | 1.8     | Update to speed.txt file 1.96. Corrections for CRs 111036,111137, 112697, 115479, 117153, 117154, and 117612. Modified notes for Recommended Operating Conditions (voltage and temperature). Changed Bank information for V <sub>CCO</sub> in CS144 package on p.43.   |
| 01/00       | 1.9     | Updated DLL Jitter Parameter table and waveforms, added Delay Measurement Methodology table for different I/O standards, changed buffered Hex line info and Input/Output Timing measurement notes.   |
| 03/00       | 2.0     | New TBCKO values; corrected FG680 package connection drawing; new note about status of CCLK pin after configuration.   |
| 05/00       | 2.1     | Modified "Pins not listed" statement. Speed grade update to Final status.  |
| 05/00       | 2.2     | Modified Table 18.   |
| 09/00       | 2.3     | <ul> <li>Added XCV400 values to table under Minimum Clock-to-Out for Virtex Devices.</li> <li>Corrected Units column in table under IOB Input Switching Characteristics.</li> <li>Added values to table under CLB SelectRAM Switching Characteristics.</li> </ul>  |
| 10/00       | 2.4     | <ul> <li>Corrected pinout info for devices in the BG256, BG432, and BG560 pkgs in Table 18.</li> <li>Corrected BG256 Pin Function Diagram.</li> </ul>  |
| 04/02/01    | 2.5     | <ul> <li>Revised minimums for Global Clock Set-Up and Hold for LVTTL Standard, with DLL.</li> <li>Converted file to modularized format. See section Virtex Data Sheet, below.</li> </ul>   |
| 04/19/01    | 2.6     | Corrected pinout information for FG676 device in Table 4. (Added AB22 pin.)  |
| 07/19/01    | 2.7     | <ul> <li>Clarified V<sub>CCINT</sub> pinout information and added AE19 pin for BG352 devices in Table 3.</li> <li>Changed pinouts listed for BG352 XCV400 devices in banks 0 thru 7.</li> </ul>  |
| 07/19/02    | 2.8     | Changed pinouts listed for GND in TQ144 devices (see Table 2).   |
| 03/01/13    | 4.0     | The products listed in this data sheet are obsolete. See XCN10016 for further information.   |

### **Virtex Data Sheet**

The Virtex Data Sheet contains the following modules:

- DS003-1, Virtex 2.5V FPGAs: Introduction and Ordering Information (Module 1)
- DS003-2, Virtex 2.5V FPGAs: Functional Description (Module 2)

- DS003-3, Virtex 2.5V FPGAs: DC and Switching Characteristics (Module 3)
- DS003-4, Virtex 2.5V FPGAs: Pinout Tables (Module 4)