

Welcome to **E-XFL.COM**

Understanding <u>Embedded - FPGAs (Field Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

| Details | |
|--------------------------------|--|
| Product Status | Obsolete |
| Number of LABs/CLBs | 1536 |
| Number of Logic Elements/Cells | 6912 |
| Total RAM Bits | 65536 |
| Number of I/O | 316 |
| Number of Gates | 322970 |
| Voltage - Supply | 2.375V ~ 2.625V |
| Mounting Type | Surface Mount |
| Operating Temperature | 0°C ~ 85°C (TJ) |
| Package / Case | 432-LBGA Exposed Pad, Metal |
| Supplier Device Package | 432-MBGA (40x40) |
| Purchase URL | https://www.e-xfl.com/product-detail/xilinx/xcv300-5bg432c |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



more I/O pins convert to V_{REF} pins. Since these are always a superset of the V_{REF} pins used for smaller devices, it is possible to design a PCB that permits migration to a larger device if necessary. All the V_{REF} pins for the largest device anticipated must be connected to the V_{REF} voltage, and not used for I/O.

In smaller devices, some V_{CCO} pins used in larger devices do not connect within the package. These unconnected pins can be left unconnected externally, or can be connected to the V_{CCO} voltage to permit migration to a larger device if necessary.

In TQ144 and PQ/HQ240 packages, all V_{CCO} pins are bonded together internally, and consequently the same V_{CCO} voltage must be connected to all of them. In the CS144 package, bank pairs that share a side are interconnected internally, permitting four choices for V_{CCO} . In both cases, the V_{REF} pins remain internally connected as eight banks, and can be used as described previously.

Configurable Logic Block

The basic building block of the Virtex CLB is the logic cell (LC). An LC includes a 4-input function generator, carry logic, and a storage element. The output from the function generator in each LC drives both the CLB output and the D input of the flip-flop. Each Virtex CLB contains four LCs, organized in two similar slices, as shown in Figure 4.

Figure 5 shows a more detailed view of a single slice.

In addition to the four basic LCs, the Virtex CLB contains logic that combines function generators to provide functions

of five or six inputs. Consequently, when estimating the number of system gates provided by a given device, each CLB counts as 4.5 LCs.

Look-Up Tables

Virtex function generators are implemented as 4-input look-up tables (LUTs). In addition to operating as a function generator, each LUT can provide a 16 x 1-bit synchronous RAM. Furthermore, the two LUTs within a slice can be combined to create a 16 x 2-bit or 32 x 1-bit synchronous RAM, or a 16x1-bit dual-port synchronous RAM.

The Virtex LUT can also provide a 16-bit shift register that is ideal for capturing high-speed or burst-mode data. This mode can also be used to store data in applications such as Digital Signal Processing.

Storage Elements

The storage elements in the Virtex slice can be configured either as edge-triggered D-type flip-flops or as level-sensitive latches. The D inputs can be driven either by the function generators within the slice or directly from slice inputs, bypassing the function generators.

In addition to Clock and Clock Enable signals, each Slice has synchronous set and reset signals (SR and BY). SR forces a storage element into the initialization state specified for it in the configuration. BY forces it into the opposite state. Alternatively, these signals can be configured to operate asynchronously. All of the control signals are independently invertible, and are shared by the two flip-flops within the slice.




Figure 4: 2-Slice Virtex CLB



Each block SelectRAM cell, as illustrated in Figure 6, is a fully synchronous dual-ported 4096-bit RAM with independent control signals for each port. The data widths of the two ports can be configured independently, providing built-in bus-width conversion.




Figure 6: Dual-Port Block SelectRAM

Table 4 shows the depth and width aspect ratios for the block SelectRAM.

Table 4: Block SelectRAM Port Aspect Ratios

| Width | Depth | Depth ADDR Bus | |
|-------|-------|----------------|------------|
| 1 | 4096 | ADDR<11:0> | DATA<0> |
| 2 | 2048 | ADDR<10:0> | DATA<1:0> |
| 4 | 1024 | ADDR<9:0> | DATA<3:0> |
| 8 | 512 | ADDR<8:0> | DATA<7:0> |
| 16 | 256 | ADDR<7:0> | DATA<15:0> |

The Virtex block SelectRAM also includes dedicated routing to provide an efficient interface with both CLBs and other block SelectRAMs. Refer to XAPP130 for block SelectRAM timing waveforms.

Programmable Routing Matrix

It is the longest delay path that limits the speed of any worst-case design. Consequently, the Virtex routing architecture and its place-and-route software were defined in a single optimization process. This joint optimization minimizes long-path delays, and consequently, yields the best system performance.

The joint optimization also reduces design compilation times because the architecture is software-friendly. Design cycles are correspondingly reduced due to shorter design iteration times.




Figure 7: Virtex Local Routing

Local Routing

The VersaBlock provides local routing resources, as shown in Figure 7, providing the following three types of connections.

- Interconnections among the LUTs, flip-flops, and GRM
- Internal CLB feedback paths that provide high-speed connections to LUTs within the same CLB, chaining them together with minimal routing delay
- Direct paths that provide high-speed connections between horizontally adjacent CLBs, eliminating the delay of the GRM.



Four dedicated clock pads are provided, one adjacent to each of the global buffers. The input to the global buffer is

selected either from these pads or from signals in the general purpose routing.




Figure 9: Global Clock Distribution Network

Delay-Locked Loop (DLL)

Associated with each global clock input buffer is a fully digital Delay-Locked Loop (DLL) that can eliminate skew between the clock input pad and internal clock-input pins throughout the device. Each DLL can drive two global clock networks. The DLL monitors the input clock and the distributed clock, and automatically adjusts a clock delay element. Clock edges reach internal flip-flops one to four clock periods after they arrive at the input. This closed-loop system effectively eliminates clock-distribution delay by ensuring that clock edges arrive at internal flip-flops in synchronism with clock edges arriving at the input.

In addition to eliminating clock-distribution delay, the DLL provides advanced control of multiple clock domains. The DLL provides four quadrature phases of the source clock, can double the clock, or divide the clock by 1.5, 2, 2.5, 3, 4, 5, 8, or 16.

The DLL also operates as a clock mirror. By driving the output from a DLL off-chip and then back on again, the DLL can be used to de-skew a board level clock among multiple Virtex devices.

In order to guarantee that the system clock is operating correctly prior to the FPGA starting up after configuration, the DLL can delay the completion of the configuration process until after it has achieved lock.

See **DLL Timing Parameters**, page 21 of Module 3, for frequency range information.

Boundary Scan

Virtex devices support all the mandatory boundary-scan instructions specified in the IEEE standard 1149.1. A Test Access Port (TAP) and registers are provided that implement the EXTEST, INTEST, SAMPLE/PRELOAD, BYPASS, IDCODE, USERCODE, and HIGHZ instructions. The TAP also supports two internal scan chains and configuration/readback of the device.The TAP uses dedicated package pins that always operate using LVTTL. For TDO to operate using LVTTL, the $\rm V_{CCO}$ for Bank 2 should be 3.3 V. Otherwise, TDO switches rail-to-rail between ground and $\rm V_{CCO}$.

Boundary-scan operation is independent of individual IOB configurations, and unaffected by package type. All IOBs, including un-bonded ones, are treated as independent 3-state bidirectional pins in a single scan chain. Retention of the bidirectional test capability after configuration facilitates the testing of external interconnections, provided the user design or application is turned off.

Table 5 lists the boundary-scan instructions supported in Virtex FPGAs. Internal signals can be captured during EXTEST by connecting them to un-bonded or unused IOBs. They can also be connected to the unused outputs of IOBs defined as unidirectional input pins.

Before the device is configured, all instructions except USER1 and USER2 are available. After configuration, all instructions are available. During configuration, it is recommended that those operations using the boundary-scan register (SAMPLE/PRELOAD, INTEST, EXTEST) not be performed.




Figure 11: Boundary Scan Bit Sequence

Table 5: Boundary Scan Instructions

| Boundary-Scan Command | Binary Code(4:0) | Description |
|--------------------------|---------------------|--|
| EXTEST | 00000 | Enables boundary-scan EXTEST operation |
| SAMPLE/PRELOAD | 00001 | Enables boundary-scan SAMPLE/PRELOAD operation |
| USER 1 | 00010 | Access user-defined register 1 |
| USER 2 | 00011 | Access user-defined register 2 |
| CFG_OUT | 00100 | Access the configuration bus for read operations. |
| CFG_IN | 00101 | Access the configuration bus for write operations. |
| INTEST | 00111 | Enables boundary-scan INTEST operation |
| USERCODE | 01000 | Enables shifting out USER code |
| IDCODE | 01001 | Enables shifting out of ID Code |
| HIGHZ | 01010 | 3-states output pins while enabling the Bypass Register |
| JSTART | 01100 | Clock the start-up sequence when StartupClk is TCK |
| BYPASS | 11111 | Enables BYPASS |
| RESERVED | All other codes | Xilinx reserved instructions |

Identification Registers

The IDCODE register is supported. By using the IDCODE, the device connected to the JTAG port can be determined.

The IDCODE register has the following binary format:

vvvv:ffff:fffa:aaaa:aaaa:cccc:cccc1

where

v = the die version number

f = the family code (03h for Virtex family)

a = the number of CLB rows (ranges from 010h for XCV50 to 040h for XCV1000)

c = the company code (49h for Xilinx)

The USERCODE register is supported. By using the USER-CODE, a user-programmable identification code can be loaded and shifted out for examination. The identification code is embedded in the bitstream during bitstream generation and is valid only after configuration.

Table 6: IDCODEs Assigned to Virtex FPGAs

| FPGA | IDCODE |
|---------|-----------|
| XCV50 | v0610093h |
| XCV100 | v0614093h |
| XCV150 | v0618093h |
| XCV200 | v061C093h |
| XCV300 | v0620093h |
| XCV400 | v0628093h |
| XCV600 | v0630093h |
| XCV800 | v0638093h |
| XCV1000 | v0640093h |

Including Boundary Scan in a Design

Since the boundary scan pins are dedicated, no special element needs to be added to the design unless an internal data register (USER1 or USER2) is desired.

If an internal data register is used, insert the boundary scan symbol and connect the necessary pins as appropriate.

Development System

Virtex FPGAs are supported by the Xilinx Foundation and Alliance CAE tools. The basic methodology for Virtex design consists of three interrelated steps: design entry, implementation, and verification. Industry-standard tools are used for design entry and simulation (for example, Synopsys FPGA Express), while Xilinx provides proprietary architecture-specific tools for implementation.

The Xilinx development system is integrated under the Xilinx Design Manager (XDM™) software, providing design-




Figure 18: SelectMAP Write Abort Waveforms

Boundary-Scan Mode

In the boundary-scan mode, configuration is done through the IEEE 1149.1 Test Access Port. Note that the PROGRAM pin must be pulled High prior to reconfiguration. A Low on the PROGRAM pin resets the TAP controller and no JTAG operations can be performed.

Configuration through the TAP uses the CFG_IN instruction. This instruction allows data input on TDI to be converted into data packets for the internal configuration bus.

The following steps are required to configure the FPGA through the boundary-scan port (when using TCK as a start-up clock).

- Load the CFG_IN instruction into the boundary-scan instruction register (IR)
- 2. Enter the Shift-DR (SDR) state
- 3. Shift a configuration bitstream into TDI
- 4. Return to Run-Test-Idle (RTI)
- 5. Load the JSTART instruction into IR
- 6. Enter the SDR state
- 7. Clock TCK through the startup sequence
- 8. Return to RTI

Configuration and readback via the TAP is always available. The boundary-scan mode is selected by a <101> or 001> on the mode pins (M2, M1, M0). For details on TAP characteristics, refer to XAPP139.

Configuration Sequence

The configuration of Virtex devices is a three-phase process. First, the configuration memory is cleared. Next, configuration data is loaded into the memory, and finally, the logic is activated by a start-up process.

Configuration is automatically initiated on power-up unless it is delayed by the user, as described below. The configuration process can also be initiated by asserting $\overline{\mathsf{PROGRAM}}$.

The end of the memory-clearing phase is signalled by INIT going High, and the completion of the entire process is signalled by DONE going High.

The power-up timing of configuration signals is shown in Figure 19. The corresponding timing characteristics are listed in Table 10.




Figure 19: Power-Up Timing Configuration Signals

Table 10: Power-up Timing Characteristics

| Description | Symbol | Value | Units |
|---------------------|----------------------|-------|---------|
| Power-on Reset | T _{POR} | 2.0 | ms, max |
| Program Latency | T _{PL} | 100.0 | μs, max |
| CCLK (output) Delay | T _{ICCK} | 0.5 | μs, min |
| | | 4.0 | μs, max |
| Program Pulse Width | T _{PROGRAM} | 300 | ns, min |

Delaying Configuration

INIT can be held Low using an open-drain driver. An open-drain is required since INIT is a bidirectional open-drain pin that is held Low by the FPGA while the configuration memory is being cleared. Extending the time that the pin is Low causes the configuration sequencer to wait. Thus, configuration is delayed by preventing entry into the phase where data is loaded.

Start-Up Sequence

The default Start-up sequence is that one CCLK cycle after DONE goes High, the global 3-state signal (GTS) is released. This permits device outputs to turn on as necessary.

One CCLK cycle later, the Global Set/Reset (GSR) and Global Write Enable (GWE) signals are released. This permits the internal storage elements to begin changing state in response to the logic and the user clock.

The relative timing of these events can be changed. In addition, the GTS, GSR, and GWE events can be made dependent on the DONE pins of multiple devices all going High, forcing the devices to start in synchronism. The sequence can also be paused at any stage until lock has been achieved on any or all DLLs.



Virtex DC Characteristics

Absolute Maximum Ratings

| Symbol | Description ⁽¹⁾ | | Units | |
|--------------------|--|------------------------|-------------|----|
| V _{CCINT} | Supply voltage relative to GND ⁽²⁾ | | -0.5 to 3.0 | V |
| V _{CCO} | Supply voltage relative to GND ⁽²⁾ | | -0.5 to 4.0 | V |
| V _{REF} | Input Reference Voltage | | -0.5 to 3.6 | V |
| V | Input voltage relative to GND ⁽³⁾ | Using V _{REF} | -0.5 to 3.6 | V |
| V _{IN} | | Internal threshold | -0.5 to 5.5 | V |
| V _{TS} | Voltage applied to 3-state output | -0.5 to 5.5 | V | |
| V _{CC} | Longest Supply Voltage Rise Time from 1V-2.375V 50 | | | ms |
| T _{STG} | Storage temperature (ambient) | -65 to +150 | °C | |
| TJ | Junction temperature ⁽⁴⁾ | Plastic Packages | +125 | °C |

Notes:

- Stresses beyond those listed under Absolute Maximum Ratings can cause permanent damage to the device. These are stress
 ratings only, and functional operation of the device at these or any other conditions beyond those listed under Operating Conditions
 is not implied. Exposure to Absolute Maximum Ratings conditions for extended periods of time can affect device reliability.
- 2. Power supplies can turn on in any order.
- 3. For protracted periods (e.g., longer than a day), V_{IN} should not exceed V_{CCO} by more than 3.6 V.
- 4. For soldering guidelines and thermal considerations, see the "Device Packaging" information on www.xilinx.com.

Recommended Operating Conditions

| Symbol | Description | Min | Max | Units | |
|-----------------------------------|---|------------|----------|----------|---|
| V _{CCINT} ⁽¹⁾ | Input Supply voltage relative to GND, T _J = 0 °C to +85°C Commercial | | 2.5 – 5% | 2.5 + 5% | V |
| CCINT` / | Input Supply voltage relative to GND, $T_J = -40^{\circ}\text{C}$ to $+100^{\circ}\text{C}$ | Industrial | 2.5 – 5% | 2.5 + 5% | V |
| V _{CCO} ⁽⁴⁾ | Supply voltage relative to GND, T _J = 0 °C to +85°C Co | | 1.4 | 3.6 | V |
| , CCO, | Supply voltage relative to GND, $T_J = -40^{\circ}C$ to $+100^{\circ}C$ | Industrial | 1.4 | 3.6 | V |
| T _{IN} | Input signal transition time | | 250 | ns | |

Notes:

- Correct operation is guaranteed with a minimum V_{CCINT} of 2.375 V (Nominal V_{CCINT} -5%). Below the minimum value, all delay parameters increase by 3% for each 50-mV reduction in V_{CCINT} below the specified range.
- 2. At junction temperatures above those listed as Operating Conditions, delay parameters do increase. Please refer to the TRCE report.
- 3. Input and output measurement threshold is \sim 50% of V_{CC} .
- Min and Max values for V_{CCO} are I/O Standard dependant.



Power-On Power Supply Requirements

Xilinx FPGAs require a certain amount of supply current during power-on to insure proper device operation. The actual current consumed depends on the power-on ramp rate of the power supply. This is the time required to reach the nominal power supply voltage of the device⁽¹⁾ from 0 V. The current is highest at the fastest suggested ramp rate (0 V to nominal voltage in 2 ms) and is lowest at the slowest allowed ramp rate (0 V to nominal voltage in 50 ms). For more details on power supply requirements, see Application Note XAPP158 on www.xilinx.com.

| Product | Description ⁽²⁾ | Current Requirement ^(1,3) |
|---------------------------------|---------------------------------|--------------------------------------|
| Virtex Family, Commercial Grade | Minimum required current supply | 500 mA |
| Virtex Family, Industrial Grade | Minimum required current supply | 2 A |

Notes:

- Ramp rate used for this specification is from 0 2.7 VDC. Peak current occurs on or near the internal power-on reset threshold of 1.0V and lasts for less than 3 ms.
- Devices are guaranteed to initialize properly with the minimum current available from the power supply as noted above.
- 3. Larger currents can result if ramp rates are forced to be faster.

DC Input and Output Levels

Values for V_{IL} and V_{IH} are recommended input voltages. Values for I_{OL} and I_{OH} are guaranteed output currents over the recommended operating conditions at the V_{OL} and V_{OH} test points. Only selected standards are tested. These are chosen to ensure that all standards meet their specifications. The selected standards are tested at minimum V_{CCO} for each standard with the respective V_{OL} and V_{OH} voltage levels shown. Other standards are sample tested.

| Input/Output | V _{IL} | | VI | Н | V _{OL} | V _{OH} | I _{OL} | I _{OH} |
|-----------------------|-----------------|-------------------------|-------------------------|------------------------|-------------------------|-------------------------|-----------------|-----------------|
| Standard | V, min | V, max | V, min | V, max | V, Max | V, Min | mA | mA |
| LVTTL ⁽¹⁾ | - 0.5 | 0.8 | 2.0 | 5.5 | 0.4 | 2.4 | 24 | -24 |
| LVCMOS2 | - 0.5 | .7 | 1.7 | 5.5 | 0.4 | 1.9 | 12 | -12 |
| PCI, 3.3 V | - 0.5 | 44% V _{CCINT} | 60% V _{CCINT} | V _{CCO} + 0.5 | 10% V _{CCO} | 90% V _{CCO} | Note 2 | Note 2 |
| PCI, 5.0 V | - 0.5 | 0.8 | 2.0 | 5.5 | 0.55 | 2.4 | Note 2 | Note 2 |
| GTL | - 0.5 | V _{REF} - 0.05 | V _{REF} + 0.05 | 3.6 | 0.4 | n/a | 40 | n/a |
| GTL+ | - 0.5 | V _{REF} – 0.1 | V _{REF} + 0.1 | 3.6 | 0.6 | n/a | 36 | n/a |
| HSTL I ⁽³⁾ | - 0.5 | V _{REF} – 0.1 | V _{REF} + 0.1 | 3.6 | 0.4 | V _{CCO} - 0.4 | 8 | -8 |
| HSTL III | - 0.5 | V _{REF} – 0.1 | V _{REF} + 0.1 | 3.6 | 0.4 | V _{CCO} - 0.4 | 24 | -8 |
| HSTL IV | - 0.5 | V _{REF} – 0.1 | V _{REF} + 0.1 | 3.6 | 0.4 | V _{CCO} - 0.4 | 48 | -8 |
| SSTL3 I | - 0.5 | V _{REF} - 0.2 | V _{REF} + 0.2 | 3.6 | V _{REF} - 0.6 | V _{REF} + 0.6 | 8 | -8 |
| SSTL3 II | - 0.5 | V _{REF} - 0.2 | V _{REF} + 0.2 | 3.6 | V _{REF} - 0.8 | V _{REF} + 0.8 | 16 | -16 |
| SSTL2 I | - 0.5 | V _{REF} - 0.2 | V _{REF} + 0.2 | 3.6 | V _{REF} - 0.61 | V _{REF} + 0.61 | 7.6 | -7.6 |
| SSTL2 II | - 0.5 | V _{REF} - 0.2 | V _{REF} + 0.2 | 3.6 | V _{REF} - 0.80 | V _{REF} + 0.80 | 15.2 | -15.2 |
| CTT | - 0.5 | V _{REF} - 0.2 | V _{REF} + 0.2 | 3.6 | V _{REF} - 0.4 | V _{REF} + 0.4 | 8 | -8 |
| AGP | - 0.5 | V _{REF} - 0.2 | V _{REF} + 0.2 | 3.6 | 10% V _{CCO} | 90% V _{CCO} | Note 2 | Note 2 |

Notes:

- V_{OL} and V_{OH} for lower drive currents are sample tested.
- 2. Tested according to the relevant specifications.
- DC input and output levels for HSTL18 (HSTL I/O standard with V_{CCO} of 1.8 V) are provided in an HSTL white paper on www.xilinx.com.



Virtex Pin-to-Pin Input Parameter Guidelines

All devices are 100% functionally tested. Listed below are representative values for typical pin locations and normal clock loading. Values are expressed in nanoseconds unless otherwise noted

Global Clock Set-Up and Hold for LVTTL Standard, with DLL

| | | | | Speed | Grade | | |
|--|--|---------|-------------|-----------|-----------|-----------|------------|
| Description | Symbol | Device | Min | -6 | -5 | -4 | Units |
| Input Setup and Hold Time Relative to Global Clock Input Signal for LVTTL Standard. For data input with different standards, adjust the setup time delay by the values shown in Input Delay Adjustments. | | | | | | | |
| No Delay Global Clock and IFF, with DLL | T _{PSDLL} /T _{PHDLL} | XCV50 | 0.40 / -0.4 | 1.7 /-0.4 | 1.8 /0.4 | 2.1 /-0.4 | ns, min |
| | | XCV100 | 0.40 /0.4 | 1.7 /-0.4 | 1.9 /0.4 | 2.1 /-0.4 | ns, min |
| | | XCV150 | 0.40 /0.4 | 1.7 /-0.4 | 1.9 /0.4 | 2.1 /-0.4 | ns, min |
| | | XCV200 | 0.40 /0.4 | 1.7 /-0.4 | 1.9 /0.4 | 2.1 /-0.4 | ns, min |
| | | XCV300 | 0.40 /0.4 | 1.7 /-0.4 | 1.9 /0.4 | 2.1 /-0.4 | ns, min |
| | | XCV400 | 0.40 /0.4 | 1.7 /-0.4 | 1.9 /0.4 | 2.1 /-0.4 | ns, min |
| | | XCV600 | 0.40 /0.4 | 1.7 /-0.4 | 1.9 /0.4 | 2.1 /-0.4 | ns, min |
| | | XCV800 | 0.40 /-0.4 | 1.7 /-0.4 | 1.9 /-0.4 | 2.1 /-0.4 | ns, min |
| | | XCV1000 | 0.40 /-0.4 | 1.7 /-0.4 | 1.9 /0.4 | 2.1 /-0.4 | ns, min |

IFF = Input Flip-Flop or Latch

Notes:

- 2. DLL output jitter is already included in the timing calculation.
- 3. A Zero "0" Hold Time listing indicates no hold time or a negative hold time. Negative values can not be guaranteed "best-case", but if a "0" is listed, there is no positive hold time.

^{1.} Set-up time is measured relative to the Global Clock input signal with the fastest route and the lightest load. Hold time is measured relative to the Global Clock input signal with the slowest route and heaviest load.



Period Tolerance: the allowed input clock period change in nanoseconds.




Figure 1: Frequency Tolerance and Clock Jitter

Revision History

| Date | Version | Revision |
|-------|---------|--|
| 11/98 | 1.0 | Initial Xilinx release. |
| 01/99 | 1.2 | Updated package drawings and specs. |
| 02/99 | 1.3 | Update of package drawings, updated specifications. |
| 05/99 | 1.4 | Addition of package drawings and specifications. |
| 05/99 | 1.5 | Replaced FG 676 & FG680 package drawings. |
| 07/99 | 1.6 | Changed Boundary Scan Information and changed Figure 11, Boundary Scan Bit Sequence. Updated IOB Input & Output delays. Added Capacitance info for different I/O Standards. Added 5 V tolerant information. Added DLL Parameters and waveforms and new Pin-to-pin Input and Output Parameter tables for Global Clock Input to Output and Setup and Hold. Changed Configuration Information including Figures 12, 14, 17 & 19. Added device-dependent listings for quiescent currents ICCINTQ and ICCOQ. Updated IOB Input and Output Delays based on default standard of LVTTL, 12 mA, Fast Slew Rate. Added IOB Input Switching Characteristics Standard Adjustments. |
| 09/99 | 1.7 | Speed grade update to preliminary status, Power-on specification and Clock-to-Out Minimums additions, "0" hold time listing explanation, quiescent current listing update, and Figure 6 ADDRA input label correction. Added T _{IJITCC} parameter, changed T _{OJIT} to T _{OPHASE} . |
| 01/00 | 1.8 | Update to speed.txt file 1.96. Corrections for CRs 111036,111137, 112697, 115479, 117153, 117154, and 117612. Modified notes for Recommended Operating Conditions (voltage and temperature). Changed Bank information for V _{CCO} in CS144 package on p.43. |

Product Obsolete/Under Obsolescence







Virtex[™] 2.5 V Field Programmable Gate Arrays

DS003-4 (v4.0) March 1, 2013

Production Product Specification

Virtex Pin Definitions

Table 1: Special Purpose Pins

| Pin Name | Dedicated Pin | Direction | Description |
|--|------------------|-------------------------------|---|
| GCK0, GCK1, GCK2, GCK3 | Yes | Input | Clock input pins that connect to Global Clock Buffers. These pins become user inputs when not needed for clocks. |
| M0, M1, M2 | Yes | Input | Mode pins are used to specify the configuration mode. |
| CCLK | Yes | Input or Output | The configuration Clock I/O pin: it is an input for SelectMAP and slave-serial modes, and output in master-serial mode. After configuration, it is input only, logic level = Don't Care. |
| PROGRAM | Yes | Input | Initiates a configuration sequence when asserted Low. |
| DONE | Yes | Bidirectional | Indicates that configuration loading is complete, and that the start-up sequence is in progress. The output can be open drain. |
| INIT | No | Bidirectional (Open-drain) | When Low, indicates that the configuration memory is being cleared. The pin becomes a user I/O after configuration. |
| BUSY/ DOUT | No | Output | In SelectMAP mode, BUSY controls the rate at which configuration data is loaded. The pin becomes a user I/O after configuration unless the SelectMAP port is retained. |
| | | | In bit-serial modes, DOUT provides header information to downstream devices in a daisy-chain. The pin becomes a user I/O after configuration. |
| D0/DIN, D1, D2, D3, D4, D5, D6, D7 | No | Input or Output | In SelectMAP mode, D0 - D7 are configuration data pins. These pins become user I/Os after configuration unless the SelectMAP port is retained. In bit-serial modes, DIN is the single data input. This pin becomes a user I/O after configuration. |
| WRITE | No | Input | In SelectMAP mode, the active-low Write Enable signal. The pin becomes a user I/O after configuration unless the SelectMAP port is retained. |
| CS | No | Input | In SelectMAP mode, the active-low Chip Select signal. The pin becomes a user I/O after configuration unless the SelectMAP port is retained. |
| TDI, TDO, TMS, TCK | Yes | Mixed | Boundary-scan Test-Access-Port pins, as defined in IEEE 1149.1. |
| DXN, DXP | Yes | N/A | Temperature-sensing diode pins. (Anode: DXP, cathode: DXN) |
| V _{CCINT} | Yes | Input | Power-supply pins for the internal core logic. |
| V _{CCO} | Yes | Input | Power-supply pins for the output drivers (subject to banking rules) |
| V _{REF} | No | Input | Input threshold voltage pins. Become user I/Os when an external threshold voltage is not needed (subject to banking rules). |
| GND | Yes | Input | Ground |

^{© 1999-2013} Xilinx, Inc. All rights reserved. All Xilinx trademarks, registered trademarks, patents, and disclaimers are as listed at http://www.xilinx.com/legal.htm.
All other trademarks and registered trademarks are the property of their respective owners. All specifications are subject to change without notice.



Table 2: Virtex Pinout Tables (Chip-Scale and QFP Packages) (Continued)

| Pin Name | Device | CS144 | TQ144 | PQ/HQ240 |
|--|------------|---|---|--|
| V _{CCO} | All | Banks 0 and 1: A2, A13, D7 Banks 2 and 3: B12, G11, M13 Banks 4 and 5: N1, N7, N13 Banks 6 and 7: B2, G2, M2 | No I/O Banks in this package: 1, 17, 37, 55, 73, 92, 109, 128 | No I/O Banks in this package: 15, 30, 44, 61, 76, 90, 105, 121, 136, 150, 165, 180, 197, 212, 226, 240 |
| V _{RFF} Bank 0 | XCV50 | C4, D6 | 5, 13 | 218, 232 |
| (V _{REF} pins are listed | XCV100/150 | + B4 | + 7 | + 229 |
| incrementally. Connect | XCV200/300 | N/A | N/A | + 236 |
| all pins listed for both the required device | XCV400 | N/A | N/A | + 215 |
| and all smaller devices | XCV600 | N/A | N/A | + 230 |
| listed in the same package.) | XCV800 | N/A | N/A | + 222 |
| Within each bank, if input reference voltage is not required, all V _{REF} pins are general I/O. | | | | |
| V _{REF} , Bank 1 | XCV50 | A10, B8 | 22, 30 | 191, 205 |
| (V _{REF} pins are listed | XCV100/150 | + D9 | + 28 | + 194 |
| incrementally. Connect all pins listed for both | XCV200/300 | N/A | N/A | + 187 |
| the required device | XCV400 | N/A | N/A | + 208 |
| and all smaller devices listed in the same | XCV600 | N/A | N/A | + 193 |
| package.) Within each bank, if input reference voltage is not required, all V _{REF} pins are general I/O. | XCV800 | N/A | N/A | + 201 |
| V _{REF} , Bank 2 | XCV50 | D11, F10 | 42, 50 | 157, 171 |
| (V _{REF} pins are listed incrementally. Connect all pins listed for both the required device and all smaller devices listed in the same package.) Within each bank, if input reference voltage is not required, all V _{REF} pins are general I/O. | XCV100/150 | + D13 | + 44 | + 168 |
| | XCV200/300 | N/A | N/A | + 175 |
| | XCV400 | N/A | N/A | + 154 |
| | XCV600 | N/A | N/A | + 169 |
| | XCV800 | N/A | N/A | + 161 |



Table 3: Virtex Pinout Tables (BGA)

| Pin Name | Device | BG256 | BG352 | BG432 | BG560 |
|-----------|--------|-------|-------|-------|-------|
| GCK0 | All | Y11 | AE13 | AL16 | AL17 |
| GCK1 | All | Y10 | AF14 | AK16 | AJ17 |
| GCK2 | All | A10 | B14 | A16 | D17 |
| GCK3 | All | B10 | D14 | D17 | A17 |
| MO | All | Y1 | AD24 | AH28 | AJ29 |
| M1 | All | U3 | AB23 | AH29 | AK30 |
| M2 | All | W2 | AC23 | AJ28 | AN32 |
| CCLK | All | B19 | C3 | D4 | C4 |
| PROGRAM | All | Y20 | AC4 | АН3 | AM1 |
| DONE | All | W19 | AD3 | AH4 | AJ5 |
| INIT | All | U18 | AD2 | AJ2 | AH5 |
| BUSY/DOUT | All | D18 | E4 | D3 | D4 |
| D0/DIN | All | C19 | D3 | C2 | E4 |
| D1 | All | E20 | G1 | K4 | K3 |
| D2 | All | G19 | J3 | K2 | L4 |
| D3 | All | J19 | M3 | P4 | P3 |
| D4 | All | M19 | R3 | V4 | W4 |
| D5 | All | P19 | U4 | AB1 | AB5 |
| D6 | All | T20 | V3 | AB3 | AC4 |
| D7 | All | V19 | AC3 | AG4 | AJ4 |
| WRITE | All | A19 | D5 | B4 | D6 |
| CS | All | B18 | C4 | D5 | A2 |
| TDI | All | C17 | В3 | В3 | D5 |
| TDO | All | A20 | D4 | C4 | E6 |
| TMS | All | D3 | D23 | D29 | B33 |
| TCK | All | A1 | C24 | D28 | E29 |
| DXN | All | W3 | AD23 | AH27 | AK29 |
| DXP | All | V4 | AE24 | AK29 | AJ28 |



Table 4: Virtex Pinout Tables (Fine-Pitch BGA) (Continued)

| Pin Name | Device | FG256 | FG456 | FG676 | FG680 |
|---|------------|----------|---------------|----------------------------|--------------------------------|
| V _{REF} , Bank 1 | XCV50 | B9, C11 | N/A | N/A | N/A |
| (VREF pins are listed incrementally. Connect all pins listed for both the required device and all smaller devices listed in the same package.) | XCV100/150 | + E11 | A18, B13, E14 | N/A | N/A |
| | XCV200/300 | + A14 | + A19 | N/A | N/A |
| | XCV400 | N/A | N/A | A14, C20, C21, D15, G16 | N/A |
| | XCV600 | N/A | N/A | + B19 | B6, B8, B18, D11, D13, D17 |
| Within each bank, if input reference voltage is not required, all V _{REF} pins are general I/O. | XCV800 | N/A | N/A | + A17 | + B14 |
| | XCV1000 | N/A | N/A | N/A | + B5 |
| V _{REF} , Bank 2 | XCV50 | F13, H13 | N/A | N/A | N/A |
| (V _{REF} pins are listed | XCV100/150 | + F14 | F21, H18, K21 | N/A | N/A |
| incrementally. Connect all pins listed for both | XCV200/300 | + E13 | + D22 | N/A | N/A |
| the required device and all smaller devices listed in the same package.) Within each bank, if input reference voltage is not required, all V _{REF} pins are general I/O. | XCV400 | N/A | N/A | F24, H23, K20, M23, M26 | N/A |
| | XCV600 | N/A | N/A | + G26 | G1, H4, J1, L2, V5, W3 |
| | XCV800 | N/A | N/A | + K25 | + N1 |
| | XCV1000 | N/A | N/A | N/A | + D2 |
| V _{REF} Bank 3 (V _{REF} pins are listed incrementally. Connect all pins listed for both the required device and all smaller devices listed in the same package.) Within each bank, if input reference voltage is not required, all V _{REF} pins are general I/O. | XCV50 | K16, L14 | N/A | N/A | N/A |
| | XCV100/150 | + L13 | N21, R19, U21 | N/A | N/A |
| | XCV200/300 | + M13 | + U20 | N/A | N/A |
| | XCV400 | N/A | N/A | R23, R25, U21, W22, W23 | N/A |
| | XCV600 | N/A | N/A | + W26 | AC1, AJ2, AK3, AL4, AR1, Y1 |
| | XCV800 | N/A | N/A | + U25 | + AF3 |
| | XCV1000 | N/A | N/A | N/A | + AP4 |



TQ144 Pin Function Diagram




Figure 2: TQ144 Pin Function Diagram



PQ240/HQ240 Pin Function Diagram




Figure 3: PQ240/HQ240 Pin Function Diagram



BG256 Pin Function Diagram





Figure 4: BG256 Pin Function Diagram



BG432 Pin Function Diagram



DS003_21_100300

Figure 6: BG432 Pin Function Diagram



FG256 Pin Function Diagram




Figure 8: FG256 Pin Function Diagram



FG680 Pin Function Diagram




Figure 11: FG680 Pin Function Diagram