

Welcome to **E-XFL.COM**

Understanding <u>Embedded - FPGAs (Field Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details	
Product Status	Obsolete
Number of LABs/CLBs	1536
Number of Logic Elements/Cells	6912
Total RAM Bits	65536
Number of I/O	312
Number of Gates	322970
Voltage - Supply	2.375V ~ 2.625V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 85°C (TJ)
Package / Case	456-BBGA
Supplier Device Package	456-FBGA (23x23)
Purchase URL	https://www.e-xfl.com/product-detail/xilinx/xcv300-5fg456c

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



more I/O pins convert to V_{REF} pins. Since these are always a superset of the V_{REF} pins used for smaller devices, it is possible to design a PCB that permits migration to a larger device if necessary. All the V_{REF} pins for the largest device anticipated must be connected to the V_{REF} voltage, and not used for I/O.

In smaller devices, some V_{CCO} pins used in larger devices do not connect within the package. These unconnected pins can be left unconnected externally, or can be connected to the V_{CCO} voltage to permit migration to a larger device if necessary.

In TQ144 and PQ/HQ240 packages, all V_{CCO} pins are bonded together internally, and consequently the same V_{CCO} voltage must be connected to all of them. In the CS144 package, bank pairs that share a side are interconnected internally, permitting four choices for V_{CCO} . In both cases, the V_{REF} pins remain internally connected as eight banks, and can be used as described previously.

Configurable Logic Block

The basic building block of the Virtex CLB is the logic cell (LC). An LC includes a 4-input function generator, carry logic, and a storage element. The output from the function generator in each LC drives both the CLB output and the D input of the flip-flop. Each Virtex CLB contains four LCs, organized in two similar slices, as shown in Figure 4.

Figure 5 shows a more detailed view of a single slice.

In addition to the four basic LCs, the Virtex CLB contains logic that combines function generators to provide functions

of five or six inputs. Consequently, when estimating the number of system gates provided by a given device, each CLB counts as 4.5 LCs.

Look-Up Tables

Virtex function generators are implemented as 4-input look-up tables (LUTs). In addition to operating as a function generator, each LUT can provide a 16 x 1-bit synchronous RAM. Furthermore, the two LUTs within a slice can be combined to create a 16 x 2-bit or 32 x 1-bit synchronous RAM, or a 16x1-bit dual-port synchronous RAM.

The Virtex LUT can also provide a 16-bit shift register that is ideal for capturing high-speed or burst-mode data. This mode can also be used to store data in applications such as Digital Signal Processing.

Storage Elements

The storage elements in the Virtex slice can be configured either as edge-triggered D-type flip-flops or as level-sensitive latches. The D inputs can be driven either by the function generators within the slice or directly from slice inputs, bypassing the function generators.

In addition to Clock and Clock Enable signals, each Slice has synchronous set and reset signals (SR and BY). SR forces a storage element into the initialization state specified for it in the configuration. BY forces it into the opposite state. Alternatively, these signals can be configured to operate asynchronously. All of the control signals are independently invertible, and are shared by the two flip-flops within the slice.




Figure 4: 2-Slice Virtex CLB



Each block SelectRAM cell, as illustrated in Figure 6, is a fully synchronous dual-ported 4096-bit RAM with independent control signals for each port. The data widths of the two ports can be configured independently, providing built-in bus-width conversion.




Figure 6: Dual-Port Block SelectRAM

Table 4 shows the depth and width aspect ratios for the block SelectRAM.

Table 4: Block SelectRAM Port Aspect Ratios

Width	Depth	ADDR Bus	Data Bus
1	4096	ADDR<11:0>	DATA<0>
2	2048	ADDR<10:0>	DATA<1:0>
4	1024	ADDR<9:0>	DATA<3:0>
8	512	ADDR<8:0>	DATA<7:0>
16	256	ADDR<7:0>	DATA<15:0>

The Virtex block SelectRAM also includes dedicated routing to provide an efficient interface with both CLBs and other block SelectRAMs. Refer to XAPP130 for block SelectRAM timing waveforms.

Programmable Routing Matrix

It is the longest delay path that limits the speed of any worst-case design. Consequently, the Virtex routing architecture and its place-and-route software were defined in a single optimization process. This joint optimization minimizes long-path delays, and consequently, yields the best system performance.

The joint optimization also reduces design compilation times because the architecture is software-friendly. Design cycles are correspondingly reduced due to shorter design iteration times.




Figure 7: Virtex Local Routing

Local Routing

The VersaBlock provides local routing resources, as shown in Figure 7, providing the following three types of connections.

- Interconnections among the LUTs, flip-flops, and GRM
- Internal CLB feedback paths that provide high-speed connections to LUTs within the same CLB, chaining them together with minimal routing delay
- Direct paths that provide high-speed connections between horizontally adjacent CLBs, eliminating the delay of the GRM.



General Purpose Routing

Most Virtex signals are routed on the general purpose routing, and consequently, the majority of interconnect resources are associated with this level of the routing hierarchy. The general routing resources are located in horizontal and vertical routing channels associated with the rows and columns CLBs. The general-purpose routing resources are listed below.

- Adjacent to each CLB is a General Routing Matrix (GRM). The GRM is the switch matrix through which horizontal and vertical routing resources connect, and is also the means by which the CLB gains access to the general purpose routing.
- 24 single-length lines route GRM signals to adjacent GRMs in each of the four directions.
- 12 buffered Hex lines route GRM signals to another GRMs six-blocks away in each one of the four directions. Organized in a staggered pattern, Hex lines can be driven only at their endpoints. Hex-line signals can be accessed either at the endpoints or at the midpoint (three blocks from the source). One third of the Hex lines are bidirectional, while the remaining ones are uni-directional.

 12 Longlines are buffered, bidirectional wires that distribute signals across the device quickly and efficiently. Vertical Longlines span the full height of the device, and horizontal ones span the full width of the device.

I/O Routing

Virtex devices have additional routing resources around their periphery that form an interface between the CLB array and the IOBs. This additional routing, called the VersaRing, facilitates pin-swapping and pin-locking, such that logic redesigns can adapt to existing PCB layouts. Time-to-market is reduced, since PCBs and other system components can be manufactured while the logic design is still in progress.

Dedicated Routing

Some classes of signal require dedicated routing resources to maximize performance. In the Virtex architecture, dedicated routing resources are provided for two classes of signal.

- Horizontal routing resources are provided for on-chip 3-state busses. Four partitionable bus lines are provided per CLB row, permitting multiple busses within a row, as shown in Figure 8.
- Two dedicated nets per CLB propagate carry signals vertically to the adjacent CLB.




Figure 8: BUFT Connections to Dedicated Horizontal Bus Lines

Global Routing

Global Routing resources distribute clocks and other signals with very high fanout throughout the device. Virtex devices include two tiers of global routing resources referred to as primary global and secondary local clock routing resources.

• The primary global routing resources are four dedicated global nets with dedicated input pins that are designed to distribute high-fanout clock signals with minimal skew. Each global clock net can drive all CLB, IOB, and block RAM clock pins. The primary global nets can only be driven by global buffers. There are four global buffers, one for each global net. The secondary local clock routing resources consist of 24 backbone lines, 12 across the top of the chip and 12 across bottom. From these lines, up to 12 unique signals per column can be distributed via the 12 longlines in the column. These secondary resources are more flexible than the primary resources since they are not restricted to routing only to clock pins.

Clock Distribution

Virtex provides high-speed, low-skew clock distribution through the primary global routing resources described above. A typical clock distribution net is shown in Figure 9.

Four global buffers are provided, two at the top center of the device and two at the bottom center. These drive the four primary global nets that in turn drive any clock pin.



ers with a common user interface regardless of their choice of entry and verification tools. The XDM software simplifies the selection of implementation options with pull-down menus and on-line help.

Application programs ranging from schematic capture to Placement and Routing (PAR) can be accessed through the XDM software. The program command sequence is generated prior to execution, and stored for documentation.

Several advanced software features facilitate Virtex design. RPMs, for example, are schematic-based macros with relative location constraints to guide their placement. They help ensure optimal implementation of common functions.

For HDL design entry, the Xilinx FPGA Foundation development system provides interfaces to the following synthesis design environments.

- Synopsys (FPGA Compiler, FPGA Express)
- Exemplar (Spectrum)
- Synplicity (Synplify)

For schematic design entry, the Xilinx FPGA Foundation and alliance development system provides interfaces to the following schematic-capture design environments.

- Mentor Graphics V8 (Design Architect, QuickSim II)
- Viewlogic Systems (Viewdraw)

Third-party vendors support many other environments.

A standard interface-file specification, Electronic Design Interchange Format (EDIF), simplifies file transfers into and out of the development system.

Virtex FPGAs supported by a unified library of standard functions. This library contains over 400 primitives and macros, ranging from 2-input AND gates to 16-bit accumulators, and includes arithmetic functions, comparators, counters, data registers, decoders, encoders, I/O functions, latches, Boolean functions, multiplexers, shift registers, and barrel shifters.

The "soft macro" portion of the library contains detailed descriptions of common logic functions, but does not contain any partitioning or placement information. The performance of these macros depends, therefore, on the partitioning and placement obtained during implementation.

RPMs, on the other hand, do contain predetermined partitioning and placement information that permits optimal implementation of these functions. Users can create their own library of soft macros or RPMs based on the macros and primitives in the standard library.

The design environment supports hierarchical design entry, with high-level schematics that comprise major functional blocks, while lower-level schematics define the logic in these blocks. These hierarchical design elements are automatically combined by the implementation tools. Different design entry tools can be combined within a hierarchical

design, thus allowing the most convenient entry method to be used for each portion of the design.

Design Implementation

The place-and-route tools (PAR) automatically provide the implementation flow described in this section. The partitioner takes the EDIF net list for the design and maps the logic into the architectural resources of the FPGA (CLBs and IOBs, for example). The placer then determines the best locations for these blocks based on their interconnections and the desired performance. Finally, the router interconnects the blocks.

The PAR algorithms support fully automatic implementation of most designs. For demanding applications, however, the user can exercise various degrees of control over the process. User partitioning, placement, and routing information is optionally specified during the design-entry process. The implementation of highly structured designs can benefit greatly from basic floor planning.

The implementation software incorporates Timing Wizard® timing-driven placement and routing. Designers specify timing requirements along entire paths during design entry. The timing path analysis routines in PAR then recognize these user-specified requirements and accommodate them.

Timing requirements are entered on a schematic in a form directly relating to the system requirements, such as the targeted clock frequency, or the maximum allowable delay between two registers. In this way, the overall performance of the system along entire signal paths is automatically tailored to user-generated specifications. Specific timing information for individual nets is unnecessary.

Design Verification

In addition to conventional software simulation, FPGA users can use in-circuit debugging techniques. Because Xilinx devices are infinitely reprogrammable, designs can be verified in real time without the need for extensive sets of software simulation vectors.

The development system supports both software simulation and in-circuit debugging techniques. For simulation, the system extracts the post-layout timing information from the design database, and back-annotates this information into the net list for use by the simulator. Alternatively, the user can verify timing-critical portions of the design using the TRACE® static timing analyzer.

For in-circuit debugging, the development system includes a download and readback cable. This cable connects the FPGA in the target system to a PC or workstation. After downloading the design into the FPGA, the designer can single-step the logic, readback the contents of the flip-flops, and so observe the internal logic state. Simple modifications can be downloaded into the system in a matter of minutes.



Configuration

Virtex devices are configured by loading configuration data into the internal configuration memory. Some of the pins used for this are dedicated configuration pins, while others can be re-used as general purpose inputs and outputs once configuration is complete.

The following are dedicated pins:

- Mode pins (M2, M1, M0)
- Configuration clock pin (CCLK)
- PROGRAM pin
- DONE pin
- Boundary-scan pins (TDI, TDO, TMS, TCK)

Depending on the configuration mode chosen, CCLK can be an output generated by the FPGA, or it can be generated externally and provided to the FPGA as an input. The PROGRAM pin must be pulled High prior to reconfiguration.

Note that some configuration pins can act as outputs. For correct operation, these pins can require a V_{CCO} of 3.3 V to permit LVTTL operation. All the pins affected are in banks 2 or 3. The configuration pins needed for SelectMap (CS, Write) are located in bank 1.

After Virtex devices are configured, unused IOBs function as 3-state OBUFTs with weak pull downs. For a more detailed description than that given below, see the XAPP138, Virtex Configuration and Readback.

Configuration Modes

Virtex supports the following four configuration modes.

- Slave-serial mode
- Master-serial mode
- SelectMAP mode
- · Boundary-scan mode

The Configuration mode pins (M2, M1, M0) select among these configuration modes with the option in each case of having the IOB pins either pulled up or left floating prior to configuration. The selection codes are listed in Table 7.

Configuration through the boundary-scan port is always available, independent of the mode selection. Selecting the boundary-scan mode simply turns off the other modes. The three mode pins have internal pull-up resistors, and default to a logic High if left unconnected. However, it is recommended to drive the configuration mode pins externally.

Table 7: Configuration Codes

Configuration Mode	M2	M1	МО	CCLK Direction	Data Width	Serial D _{out}	Configuration Pull-ups
Master-serial mode	0	0	0	Out	1	Yes	No
Boundary-scan mode	1	0	1	N/A	1	No	No
SelectMAP mode	1	1	0	In	8	No	No
Slave-serial mode	1	1	1	In	1	Yes	No
Master-serial mode	1	0	0	Out	1	Yes	Yes
Boundary-scan mode	0	0	1	N/A	1	No	Yes
SelectMAP mode	0	1	0	In	8	No	Yes
Slave-serial mode	0	1	1	In	1	Yes	Yes

Slave-Serial Mode

In slave-serial mode, the FPGA receives configuration data in bit-serial form from a serial PROM or other source of serial configuration data. The serial bitstream must be setup at the DIN input pin a short time before each rising edge of an externally generated CCLK.

For more information on serial PROMs, see the PROM data sheet at:

http://www.xilinx.com/bvdocs/publications/ds026.pdf.

Multiple FPGAs can be daisy-chained for configuration from a single source. After a particular FPGA has been configured, the data for the next device is routed to the DOUT pin. The data on the DOUT pin changes on the rising edge of CCLK.

The change of DOUT on the rising edge of CCLK differs from previous families, but does not cause a problem for

mixed configuration chains. This change was made to improve serial configuration rates for Virtex-only chains.

Figure 12 shows a full master/slave system. A Virtex device in slave-serial mode should be connected as shown in the third device from the left.


Slave-serial mode is selected by applying <111> or <011> to the mode pins (M2, M1, M0). A weak pull-up on the mode pins makes slave-serial the default mode if the pins are left unconnected. However, it is recommended to drive the configuration mode pins externally. Figure 13 shows slave-serial mode programming switching characteristics.

Table 8 provides more detail about the characteristics shown in Figure 13. Configuration must be delayed until the INIT pins of all daisy-chained FPGAs are High.



Table 8: Master/Slave Serial Mode Programming Switching

	Description	Figure References	Symbol	Values	Units
	DIN setup/hold, slave mode	1/2	T_{DCC}/T_{CCD}	5.0 / 0	ns, min
	DIN setup/hold, master mode	1/2	T _{DSCK} /T _{CKDS}	5.0 / 0	ns, min
	DOUT	3	T _{CCO}	12.0	ns, max
CCLK	High time	4	T _{CCH}	5.0	ns, min
OOLIK	Low time	5	T _{CCL}	5.0	ns, min
	Maximum Frequency		F _{CC}	66	MHz, max
	Frequency Tolerance, master mode with respect to nominal			+45% -30%	



Note 1: If none of the Virtex FPGAs have been selected to drive DONE, an external pull-up resistor of 330 Ω should be added to the common DONE line. (For Spartan-XL devices, add a 4.7K Ω pull-up resistor.) This pull-up is not needed if the DriveDONE attribute is set. If used, DriveDONE should be selected only for the last device in the configuration chain.

xcv_12_050103

Figure 12: Master/Slave Serial Mode Circuit Diagram




Figure 13: Slave-Serial Mode Programming Switching Characteristics



Virtex[™] 2.5 V Field Programmable Gate Arrays

DS003-3 (v4.0) March 1, 2013

Production Product Specification

Virtex Electrical Characteristics Definition of Terms

Electrical and switching characteristics are specified on a per-speed-grade basis and can be designated as Advance, Preliminary, or Production. Each designation is defined as follows:

Advance: These speed files are based on simulations only and are typically available soon after device design specifications are frozen. Although speed grades with this designation are considered relatively stable and conservative, some under-reporting might still occur.

Preliminary: These speed files are based on complete ES (engineering sample) silicon characterization. Devices and speed grades with this designation are intended to give a better indication of the expected performance of production silicon. The probability of under-reporting delays is greatly reduced as compared to Advance data.

Production: These speed files are released once enough production silicon of a particular device family member has been characterized to provide full correlation between speed files and devices over numerous production lots. There is no under-reporting of delays, and customers receive formal notification of any subsequent changes. Typically, the slowest speed grades transition to Production before faster speed grades.

All specifications are representative of worst-case supply voltage and junction temperature conditions. The parameters included are common to popular designs and typical applications. Contact the factory for design considerations requiring more detailed information.

Table 1 correlates the current status of each Virtex device with a corresponding speed file designation.

Table 1: Virtex Device Speed Grade Designations

	Speed	d Grade Design	ations
Device	Advance	Preliminary	Production
XCV50			-6, -5, -4
XCV100			-6, -5, -4
XCV150			-6, -5, -4
XCV200			-6, -5, -4
XCV300			-6, -5, -4
XCV400			-6, -5, -4
XCV600			-6, -5, -4
XCV800			-6, -5, -4
XCV1000			-6, -5, -4

All specifications are subject to change without notice.



Power-On Power Supply Requirements

Xilinx FPGAs require a certain amount of supply current during power-on to insure proper device operation. The actual current consumed depends on the power-on ramp rate of the power supply. This is the time required to reach the nominal power supply voltage of the device⁽¹⁾ from 0 V. The current is highest at the fastest suggested ramp rate (0 V to nominal voltage in 2 ms) and is lowest at the slowest allowed ramp rate (0 V to nominal voltage in 50 ms). For more details on power supply requirements, see Application Note XAPP158 on www.xilinx.com.

Product	Description ⁽²⁾	Current Requirement ^(1,3)
Virtex Family, Commercial Grade	Minimum required current supply	500 mA
Virtex Family, Industrial Grade	Minimum required current supply	2 A

Notes:

- Ramp rate used for this specification is from 0 2.7 VDC. Peak current occurs on or near the internal power-on reset threshold of 1.0V and lasts for less than 3 ms.
- Devices are guaranteed to initialize properly with the minimum current available from the power supply as noted above.
- 3. Larger currents can result if ramp rates are forced to be faster.

DC Input and Output Levels

Values for V_{IL} and V_{IH} are recommended input voltages. Values for I_{OL} and I_{OH} are guaranteed output currents over the recommended operating conditions at the V_{OL} and V_{OH} test points. Only selected standards are tested. These are chosen to ensure that all standards meet their specifications. The selected standards are tested at minimum V_{CCO} for each standard with the respective V_{OL} and V_{OH} voltage levels shown. Other standards are sample tested.

Input/Output		V _{IL}	VI	Н	V _{OL}	V _{OH}	I _{OL}	I _{OH}
Standard	V, min	V, max	V, min	V, max	V, Max	V, Min	mA	mA
LVTTL ⁽¹⁾	- 0.5	0.8	2.0	5.5	0.4	2.4	24	-24
LVCMOS2	- 0.5	.7	1.7	5.5	0.4	1.9	12	-12
PCI, 3.3 V	- 0.5	44% V _{CCINT}	60% V _{CCINT}	V _{CCO} + 0.5	10% V _{CCO}	90% V _{CCO}	Note 2	Note 2
PCI, 5.0 V	- 0.5	0.8	2.0	5.5	0.55	2.4	Note 2	Note 2
GTL	- 0.5	V _{REF} - 0.05	V _{REF} + 0.05	3.6	0.4	n/a	40	n/a
GTL+	- 0.5	V _{REF} – 0.1	V _{REF} + 0.1	3.6	0.6	n/a	36	n/a
HSTL I ⁽³⁾	- 0.5	V _{REF} – 0.1	V _{REF} + 0.1	3.6	0.4	V _{CCO} - 0.4	8	-8
HSTL III	- 0.5	V _{REF} – 0.1	V _{REF} + 0.1	3.6	0.4	V _{CCO} - 0.4	24	-8
HSTL IV	- 0.5	V _{REF} – 0.1	V _{REF} + 0.1	3.6	0.4	V _{CCO} - 0.4	48	-8
SSTL3 I	- 0.5	V _{REF} - 0.2	V _{REF} + 0.2	3.6	V _{REF} - 0.6	V _{REF} + 0.6	8	-8
SSTL3 II	- 0.5	V _{REF} - 0.2	V _{REF} + 0.2	3.6	V _{REF} - 0.8	V _{REF} + 0.8	16	-16
SSTL2 I	- 0.5	V _{REF} - 0.2	V _{REF} + 0.2	3.6	V _{REF} - 0.61	V _{REF} + 0.61	7.6	-7.6
SSTL2 II	- 0.5	V _{REF} - 0.2	V _{REF} + 0.2	3.6	V _{REF} - 0.80	V _{REF} + 0.80	15.2	-15.2
CTT	- 0.5	V _{REF} - 0.2	V _{REF} + 0.2	3.6	V _{REF} - 0.4	V _{REF} + 0.4	8	-8
AGP	- 0.5	V _{REF} - 0.2	V _{REF} + 0.2	3.6	10% V _{CCO}	90% V _{CCO}	Note 2	Note 2

- V_{OL} and V_{OH} for lower drive currents are sample tested.
- 2. Tested according to the relevant specifications.
- DC input and output levels for HSTL18 (HSTL I/O standard with V_{CCO} of 1.8 V) are provided in an HSTL white paper on www.xilinx.com.



			Speed	Grade		
Description	Symbol	Min	-6	-5	-4	Units
Clock CLK to Pad delay with OBUFT enabled (non-3-state)	T _{IOCKP}	1.0	2.9	3.2	3.5	ns, max
Clock CLK to Pad high-impedance (synchronous) ⁽¹⁾	T _{IOCKHZ}	1.1	2.3	2.5	2.9	ns, max
Clock CLK to valid data on Pad delay, plus enable delay for OBUFT	T _{IOCKON}	1.5	3.4	3.7	4.1	ns, max
Setup and Hold Times before/after Clock	CLK ⁽²⁾		Setup	Time / Hold	Time	1
O input	T _{IOOCK} /T _{IOCKO}	0.51 / 0	1.1 / 0	1.2 / 0	1.3 / 0	ns, min
OCE input	T _{IOOCECK} /T _{IOCKOCE}	0.37 / 0	0.8 / 0	0.9 / 0	1.0 / 0	ns, min
SR input (OFF)	T _{IOSRCKO} /T _{IOCKOSR}	0.52 / 0	1.1 / 0	1.2 / 0	1.4 / 0	ns, min
3-State Setup Times, T input	T _{IOTCK} /T _{IOCKT}	0.34 / 0	0.7 / 0	0.8 / 0	0.9 / 0	ns, min
3-State Setup Times, TCE input	T _{IOTCECK} /T _{IOCKTCE}	0.41 / 0	0.9 / 0	0.9 / 0	1.1 / 0	ns, min
3-State Setup Times, SR input (TFF)	T _{IOSRCKT} /T _{IOCKTSR}	0.49 / 0	1.0 / 0	1.1 / 0	1.3 / 0	ns, min
Set/Reset Delays						
SR input to Pad (asynchronous)	T _{IOSRP}	1.6	3.8	4.1	4.6	ns, max
SR input to Pad high-impedance (asynchronous) ⁽¹⁾	T _{IOSRHZ}	1.6	3.1	3.4	3.9	ns, max
SR input to valid data on Pad (asynchronous)	T _{IOSRON}	2.0	4.2	4.6	5.1	ns, max
GSR to Pad	T _{IOGSRQ}	4.9	9.7	10.9	12.5	ns, max

- 1. 3-state turn-off delays should not be adjusted.
- 2. A Zero "0" Hold Time listing indicates no hold time or a negative hold time. Negative values can not be guaranteed "best-case", but if a "0" is listed, there is no positive hold time.



IOB Output Switching Characteristics Standard Adjustments

Output delays terminating at a pad are specified for LVTTL with 12 mA drive and fast slew rate. For other standards, adjust the delays by the values shown.

				Speed	Grade		Unit
Description	Symbol	Standard ⁽¹⁾	Min	-6	-5	-4	s
Output Delay Adjustments							
Standard-specific adjustments for	T _{OLVTTL_S2}	LVTTL, Slow, 2 mA	4.2	14.7	15.8	17.0	ns
output delays terminating at pads (based on standard capacitive load,	T _{OLVTTL_S4}	4 mA	2.5	7.5	8.0	8.6	ns
Csl)	T _{OLVTTL_S6}	6 mA	1.8	4.8	5.1	5.6	ns
	T _{OLVTTL_S8}	8 mA	1.2	3.0	3.3	3.5	ns
	T _{OLVTTL_S12}	12 mA	1.0	1.9	2.1	2.2	ns
	T _{OLVTTL_S16}	16 mA	0.9	1.7	1.9	2.0	ns
	T _{OLVTTL_S24}	24 mA	0.8	1.3	1.4	1.6	ns
	T _{OLVTTL_F2}	LVTTL, Fast, 2mA	1.9	13.1	14.0	15.1	ns
	T _{OLVTTL_F4}	4 mA	0.7	5.3	5.7	6.1	ns
	T _{OLVTTL_F6}	6 mA	0.2	3.1	3.3	3.6	ns
	T _{OLVTTL_F8}	8 mA	0.1	1.0	1.1	1.2	ns
	T _{OLVTTL_F12}	12 mA	0	0	0	0	ns
	T _{OLVTTL_F16}	16 mA	-0.10	-0.05	-0.05	-0.05	ns
	T _{OLVTTL_F24}	24 mA	-0.10	-0.20	-0.21	-0.23	ns
	T _{OLVCMOS2}	LVCMOS2	0.10	0.10	0.11	0.12	ns
	T _{OPCl33_3}	PCI, 33 MHz, 3.3 V	0.50	2.3	2.5	2.7	ns
	T _{OPCl33_5}	PCI, 33 MHz, 5.0 V	0.40	2.8	3.0	3.3	ns
	T _{OPCI66_3}	PCI, 66 MHz, 3.3 V	0.10	-0.40	-0.42	-0.46	ns
	T _{OGTL}	GTL	0.6	0.50	0.54	0.6	ns
	T _{OGTLP}	GTL+	0.7	0.8	0.9	1.0	ns
	T _{OHSTL_I}	HSTL I	0.10	-0.50	-0.53	-0.5	ns
	T _{OHSTL_III}	HSTL III	-0.10	-0.9	-0.9	-1.0	ns
	T _{OHSTL_IV}	HSTL IV	-0.20	-1.0	-1.0	-1.1	ns
	T _{OSSTL2_I}	SSTL2 I	-0.10	-0.50	-0.53	-0.5	ns
	T _{OSSLT2_II}	SSTL2 II	-0.20	-0.9	-0.9	-1.0	ns
	T _{OSSTL3_I}	SSTL3 I	-0.20	-0.50	-0.53	-0.5	ns
	T _{OSSTL3_II}	SSTL3 II	-0.30	-1.0	-1.0	-1.1	ns
	T _{OCTT}	CTT	0	-0.6	-0.6	-0.6	ns
	T _{OAGP}	AGP	0	-0.9	-0.9	-1.0	ns

^{1.} Output timing is measured at 1.4 V with 35 pF external capacitive load for LVTTL. For other I/O standards and different loads, see Table 2 and Table 3.



CLB Arithmetic Switching Characteristics

Setup times not listed explicitly can be approximated by decreasing the combinatorial delays by the setup time adjustment listed. Precise values are provided by the timing analyzer.

			Speed	Grade		
Description	Symbol	Min	-6	-5	-4	Units
Combinatorial Delays					•	•
F operand inputs to X via XOR	T _{OPX}	0.37	0.8	0.9	1.0	ns, max
F operand input to XB output	T _{OPXB}	0.54	1.1	1.3	1.4	ns, max
F operand input to Y via XOR	T _{OPY}	0.8	1.5	1.7	2.0	ns, max
F operand input to YB output	T _{OPYB}	0.8	1.5	1.7	2.0	ns, max
F operand input to COUT output	T _{OPCYF}	0.6	1.2	1.3	1.5	ns, max
G operand inputs to Y via XOR	T _{OPGY}	0.46	1.0	1.1	1.2	ns, max
G operand input to YB output	T _{OPGYB}	0.8	1.6	1.8	2.1	ns, max
G operand input to COUT output	T _{OPCYG}	0.7	1.3	1.4	1.6	ns, max
BX initialization input to COUT	T _{BXCY}	0.41	0.9	1.0	1.1	ns, max
CIN input to X output via XOR	T _{CINX}	0.21	0.41	0.46	0.53	ns, max
CIN input to XB	T _{CINXB}	0.02	0.04	0.05	0.06	ns, max
CIN input to Y via XOR	T _{CINY}	0.23	0.46	0.52	0.6	ns, max
CIN input to YB	T _{CINYB}	0.23	0.45	0.51	0.6	ns, max
CIN input to COUT output	T _{BYP}	0.05	0.09	0.10	0.11	ns, max
Multiplier Operation						•
F1/2 operand inputs to XB output via AND	T _{FANDXB}	0.18	0.36	0.40	0.46	ns, max
F1/2 operand inputs to YB output via AND	T _{FANDYB}	0.40	0.8	0.9	1.1	ns, max
F1/2 operand inputs to COUT output via AND	T _{FANDCY}	0.22	0.43	0.48	0.6	ns, max
G1/2 operand inputs to YB output via AND	T _{GANDYB}	0.25	0.50	0.6	0.7	ns, max
G1/2 operand inputs to COUT output via AND	T _{GANDCY}	0.07	0.13	0.15	0.17	ns, max
Setup and Hold Times before/after Clock CLK ⁽¹⁾		Set	up Time / F	lold Time	•	•
CIN input to FFX	T _{CCKX} /T _{CKCX}	0.50 / 0	1.0 / 0	1.2 / 0	1.3 / 0	ns, min
CIN input to FFY	T _{CCKY} /T _{CKCY}	0.53 / 0	1.1 / 0	1.2 / 0	1.4 / 0	ns, min

^{1.} A Zero "0" Hold Time listing indicates no hold time or a negative hold time. Negative values can not be guaranteed "best-case", but if a "0" is listed, there is no positive hold time.



Minimum Clock-to-Out for Virtex Devices

	With DLL					With	out DLL				
I/O Standard	All Devices	V50	V100	V150	V200	V300	V400	V600	V800	V1000	Units
*LVTTL_S2	5.2	6.0	6.0	6.0	6.0	6.1	6.1	6.1	6.1	6.1	ns
*LVTTL_S4	3.5	4.3	4.3	4.3	4.3	4.4	4.4	4.4	4.4	4.4	ns
*LVTTL_S6	2.8	3.6	3.6	3.6	3.6	3.7	3.7	3.7	3.7	3.7	ns
*LVTTL_S8	2.2	3.1	3.1	3.1	3.1	3.1	3.1	3.2	3.2	3.2	ns
*LVTTL_S12	2.0	2.9	2.9	2.9	2.9	2.9	2.9	3.0	3.0	3.0	ns
*LVTTL_S16	1.9	2.8	2.8	2.8	2.8	2.8	2.8	2.9	2.9	2.9	ns
*LVTTL_S24	1.8	2.6	2.6	2.7	2.7	2.7	2.7	2.7	2.7	2.8	ns
*LVTTL_F2	2.9	3.8	3.8	3.8	3.8	3.8	3.8	3.9	3.9	3.9	ns
*LVTTL_F4	1.7	2.6	2.6	2.6	2.6	2.6	2.6	2.7	2.7	2.7	ns
*LVTTL_F6	1.2	2.0	2.0	2.0	2.1	2.1	2.1	2.1	2.1	2.2	ns
*LVTTL_F8	1.1	1.9	1.9	1.9	1.9	2.0	2.0	2.0	2.0	2.0	ns
*LVTTL_F12	1.0	1.8	1.8	1.8	1.8	1.9	1.9	1.9	1.9	1.9	ns
*LVTTL_F16	0.9	1.7	1.8	1.8	1.8	1.8	1.8	1.8	1.9	1.9	ns
*LVTTL_F24	0.9	1.7	1.7	1.7	1.8	1.8	1.8	1.8	1.8	1.9	ns
LVCMOS2	1.1	1.9	1.9	1.9	2.0	2.0	2.0	2.0	2.0	2.1	ns
PCI33_3	1.5	2.4	2.4	2.4	2.4	2.4	2.4	2.5	2.5	2.5	ns
PCI33_5	1.4	2.2	2.2	2.3	2.3	2.3	2.3	2.3	2.3	2.4	ns
PCI66_3	1.1	1.9	1.9	2.0	2.0	2.0	2.0	2.0	2.1	2.1	ns
GTL	1.6	2.5	2.5	2.5	2.5	2.5	2.5	2.6	2.6	2.6	ns
GTL+	1.7	2.5	2.5	2.6	2.6	2.6	2.6	2.6	2.6	2.7	ns
HSTL I	1.1	1.9	1.9	1.9	1.9	2.0	2.0	2.0	2.0	2.0	ns
HSTL III	0.9	1.7	1.7	1.8	1.8	1.8	1.8	1.8	1.8	1.9	ns
HSTL IV	0.8	1.6	1.6	1.6	1.7	1.7	1.7	1.7	1.7	1.8	ns
SSTL2 I	0.9	1.7	1.7	1.7	1.7	1.8	1.8	1.8	1.8	1.8	ns
SSTL2 II	0.8	1.6	1.6	1.6	1.6	1.7	1.7	1.7	1.7	1.7	ns
SSTL3 I	0.8	1.6	1.7	1.7	1.7	1.7	1.7	1.7	1.8	1.8	ns
SSTL3 II	0.7	1.5	1.5	1.6	1.6	1.6	1.6	1.6	1.6	1.7	ns
CTT	1.0	1.8	1.8	1.8	1.9	1.9	1.9	1.9	1.9	2.0	ns
AGP	1.0	1.8	1.8	1.9	1.9	1.9	1.9	1.9	1.9	2.0	ns

^{*}S = Slow Slew Rate, F = Fast Slew Rate

^{1.} Listed above are representative values where one global clock input drives one vertical clock line in each accessible column, and where all accessible IOB and CLB flip-flops are clocked by the global clock net.

^{2.} Input and output timing is measured at 1.4 V for LVTTL. For other I/O standards, see Table 3. In all cases, an 8 pF external capacitive load is used.



Virtex Pin-to-Pin Input Parameter Guidelines

All devices are 100% functionally tested. Listed below are representative values for typical pin locations and normal clock loading. Values are expressed in nanoseconds unless otherwise noted

Global Clock Set-Up and Hold for LVTTL Standard, with DLL

				Speed	Grade						
Description	Symbol	Device	Min	-6	-5	-4	Units				
	Input Setup and Hold Time Relative to Global Clock Input Signal for LVTTL Standard. For data input with different standards, adjust the setup time delay by the values shown in Input Delay Adjustments.										
No Delay Global Clock and IFF, with DLL	T _{PSDLL} /T _{PHDLL}	XCV50	0.40 / -0.4	1.7 /-0.4	1.8 /0.4	2.1 /-0.4	ns, min				
		XCV100	0.40 /0.4	1.7 /-0.4	1.9 /0.4	2.1 /-0.4	ns, min				
		XCV150	0.40 /0.4	1.7 /-0.4	1.9 /0.4	2.1 /-0.4	ns, min				
		XCV200	0.40 /0.4	1.7 /-0.4	1.9 /0.4	2.1 /-0.4	ns, min				
		XCV300	0.40 /0.4	1.7 /-0.4	1.9 /0.4	2.1 /-0.4	ns, min				
		XCV400	0.40 /0.4	1.7 /-0.4	1.9 /0.4	2.1 /-0.4	ns, min				
		XCV600	0.40 /0.4	1.7 /-0.4	1.9 /0.4	2.1 /-0.4	ns, min				
		XCV800	0.40 /-0.4	1.7 /-0.4	1.9 /-0.4	2.1 /-0.4	ns, min				
		XCV1000	0.40 /-0.4	1.7 /-0.4	1.9 /0.4	2.1 /-0.4	ns, min				

IFF = Input Flip-Flop or Latch

- 2. DLL output jitter is already included in the timing calculation.
- 3. A Zero "0" Hold Time listing indicates no hold time or a negative hold time. Negative values can not be guaranteed "best-case", but if a "0" is listed, there is no positive hold time.

^{1.} Set-up time is measured relative to the Global Clock input signal with the fastest route and the lightest load. Hold time is measured relative to the Global Clock input signal with the slowest route and heaviest load.



Global Clock Set-Up and Hold for LVTTL Standard, without DLL

			Speed Grade				
Description	Symbol	Device	Min	-6	-5	-4	Units
Input Setup and Hold Time Relative to Global Clock Input Signal for LVTTL Standard. (2) For data input with different standards, adjust the setup time delay by the values shown in Input Delay Adjustments.							
Full Delay Global Clock and IFF, without DLL	T _{PSFD} /T _{PHFD}	XCV50	0.6 / 0	2.3 / 0	2.6 / 0	2.9 / 0	ns, min
		XCV100	0.6 / 0	2.3 / 0	2.6 / 0	3.0 / 0	ns, min
		XCV150	0.6 / 0	0 2.4/0 2.7/0	3.1 / 0	ns, min	
		XCV200	0.7 / 0	2.5 / 0	2.8 / 0	3.2 / 0	ns, min
		XCV300	0.7 / 0	2.5 / 0	2.8 / 0	3.2 / 0	ns, min
		XCV400	0.7 / 0	2.6 / 0	2.9 / 0	3.3 / 0	ns, min
		XCV600	0.7 / 0	2.6 / 0	2.9 / 0	3.3 / 0	ns, min
		XCV800	0.7 / 0	2.7 / 0	3.1 / 0	3.5 / 0	ns, min
		XCV1000	0.7 / 0	2.8 / 0	3.1 / 0	3.6 / 0	ns, min

IFF = Input Flip-Flop or Latch

Notes: Notes:

- 1. Set-up time is measured relative to the Global Clock input signal with the fastest route and the lightest load. Hold time is measured relative to the Global Clock input signal with the slowest route and heaviest load.
- 2. A Zero "0" Hold Time listing indicates no hold time or a negative hold time. Negative values can not be guaranteed "best-case", but if a "0" is listed, there is no positive hold time.



Table 2: Virtex Pinout Tables (Chip-Scale and QFP Packages) (Continued)

Pin Name	Device	CS144	TQ144	PQ/HQ240
V _{CCO}	All	Banks 0 and 1: A2, A13, D7 Banks 2 and 3: B12, G11, M13 Banks 4 and 5: N1, N7, N13 Banks 6 and 7: B2, G2, M2	No I/O Banks in this package: 1, 17, 37, 55, 73, 92, 109, 128	No I/O Banks in this package: 15, 30, 44, 61, 76, 90, 105, 121, 136, 150, 165, 180, 197, 212, 226, 240
V _{RFF} Bank 0	XCV50	C4, D6	5, 13	218, 232
(V _{REF} pins are listed	XCV100/150	+ B4	+ 7	+ 229
incrementally. Connect	XCV200/300	N/A	N/A	+ 236
all pins listed for both the required device	XCV400	N/A	N/A	+ 215
and all smaller devices	XCV600	N/A	N/A	+ 230
listed in the same package.)	XCV800	N/A	N/A	+ 222
Within each bank, if input reference voltage is not required, all V _{REF} pins are general I/O.				
V _{REF} , Bank 1	XCV50	A10, B8	22, 30	191, 205
(V _{REF} pins are listed	XCV100/150	+ D9	+ 28	+ 194
incrementally. Connect all pins listed for both	XCV200/300	N/A	N/A	+ 187
the required device	XCV400	N/A	N/A	+ 208
and all smaller devices listed in the same	XCV600	N/A	N/A	+ 193
package.) Within each bank, if input reference voltage is not required, all V _{REF} pins are general I/O.	XCV800	N/A	N/A	+ 201
V _{REF} , Bank 2	XCV50	D11, F10	42, 50	157, 171
(V _{REF} pins are listed	XCV100/150	+ D13	+ 44	+ 168
incrementally. Connect all pins listed for both the required device and all smaller devices listed in the same	XCV200/300	N/A	N/A	+ 175
	XCV400	N/A	N/A	+ 154
	XCV600	N/A	N/A	+ 169
package.) Within each bank, if input reference voltage is not required, all V _{REF} pins are general I/O.	XCV800	N/A	N/A	+ 161



Table 4: Virtex Pinout Tables (Fine-Pitch BGA)

Pin Name	Device	FG256	FG456	FG676	FG680
GCK0	All	N8	W12	AA14	AW19
GCK1	All	R8	Y11	AB13	AU22
GCK2	All	C9	A11	C13	D21
GCK3	All	B8	C11	E13	A20
M0	All	N3	AB2	AD4	AT37
M1	All	P2	U5	W7	AU38
M2	All	R3	Y4	AB6	AT35
CCLK	All	D15	B22	D24	E4
PROGRAM	All	P15	W20	AA22	AT5
DONE	All	R14	Y19	AB21	AU5
INIT	All	N15	V19	Y21	AU2
BUSY/DOUT	All	C15	C21	E23	E3
D0/DIN	All	D14	D20	F22	C2
D1	All	E16	H22	K24	P4
D2	All	F15	H20	K22	P3
D3	All	G16	K20	M22	R1
D4	All	J16	N22	R24	AD3
D5	All	M16	R21	U23	AG2
D6	All	N16	T22	V24	AH1
D7	All	N14	Y21	AB23	AR4
WRITE	All	C13	A20	C22	B4
CS	All	B13	C19	E21	D5
TDI	All	A15	B20	D22	В3
TDO	All	B14	A21	C23	C4
TMS	All	D3	D3	F5	E36
TCK	All	C4	C4	E6	C36
DXN	All	R4	Y5	AB7	AV37
DXP	All	P4	V6	Y8	AU35



Table 4: Virtex Pinout Tables (Fine-Pitch BGA) (Continued)

Pin Name	Device	FG256	FG456	FG676	FG680
V _{REF} , Bank 1	XCV50	B9, C11	N/A	N/A	N/A
(VREF pins are listed incrementally. Connect all pins listed for both the required device and all smaller devices	XCV100/150	+ E11	A18, B13, E14	N/A	N/A
	XCV200/300	+ A14	+ A19	N/A	N/A
	XCV400	N/A	N/A	A14, C20, C21, D15, G16	N/A
listed in the same package.) Within each bank, if	XCV600	N/A	N/A	+ B19	B6, B8, B18, D11, D13, D17
input reference voltage	XCV800	N/A	N/A	+ A17	+ B14
is not required, all V _{REF} pins are general I/O.	XCV1000	N/A	N/A	N/A	+ B5
V _{REF} , Bank 2	XCV50	F13, H13	N/A	N/A	N/A
(V _{REF} pins are listed	XCV100/150	+ F14	F21, H18, K21	N/A	N/A
incrementally. Connect all pins listed for both	XCV200/300	+ E13	+ D22	N/A	N/A
the required device and all smaller devices listed in the same package.) Within each bank, if	XCV400	N/A	N/A	F24, H23, K20, M23, M26	N/A
	XCV600	N/A	N/A	+ G26	G1, H4, J1, L2, V5, W3
input reference voltage	XCV800	N/A	N/A	+ K25	+ N1
is not required, all V _{REF} pins are general I/O.	XCV1000	N/A	N/A	N/A	+ D2
V _{REF} , Bank 3	XCV50	K16, L14	N/A	N/A	N/A
(V _{REF} pins are listed	XCV100/150	+ L13	N21, R19, U21	N/A	N/A
incrementally. Connect all pins listed for both the required device and all smaller devices listed in the same package.) Within each bank, if	XCV200/300	+ M13	+ U20	N/A	N/A
	XCV400	N/A	N/A	R23, R25, U21, W22, W23	N/A
	XCV600	N/A	N/A	+ W26	AC1, AJ2, AK3, AL4, AR1, Y1
input reference voltage	XCV800	N/A	N/A	+ U25	+ AF3
is not required, all V _{REF} pins are general I/O.	XCV1000	N/A	N/A	N/A	+ AP4



Table 4: Virtex Pinout Tables (Fine-Pitch BGA) (Continued)

Pin Name	Device	FG256	FG456	FG676	FG680
V _{REF} , Bank 7	XCV50	C1, H3	N/A	N/A	N/A
(V _{REF} pins are listed incrementally. Connect all pins listed for both the required device and all smaller devices	XCV100/150	+ D1	E2, H4, K3	N/A	N/A
	XCV200/300	+ B1	+ D2	N/A	N/A
	XCV400	N/A	N/A	F4, G4, K6, M2, M5	N/A
listed in the same package.)	XCV600	N/A	N/A	+ H1	E38, G38, L36, N36, U36, U38
Within each bank, if input reference voltage	XCV800	N/A	N/A	+ K1	+ N38
is not required, all V _{REF} pins are general I/O.	XCV1000	N/A	N/A	N/A	+ F36
GND	All	A1, A16, B2, B15, F6, F7, F10, F11, G6, G7, G8, G9, G10, G11, H7, H8, H9, H10, J7, J8, J9, J10, K6, K7, K8, K9, K10, K11, L6, L7, L10, L11, R2, R15, T1, T16	A1, A22, B2, B21, C3, C20, J9, J10, J11, J12, J13, J14, K9, K10, K11, K12, K13, K14, L9, L10, L11, L12, L13, L14, M9, M10, M11, M12, M13, M14, N9, N10, N11, N12, N13, N14, P9, P10, P11, P12, P13, P14, Y3, Y20, AA2, AA21, AB1, AB22	A1, A26, B2, B9, B14, B18, B25, C3, C24, D4, D23, E5, E22, J2, J25, K10, K11, K12, K13, K14, K15, K16, K17, L10, L11, L12, L13, L14, L15, L16, L17, M10, M11, M12, M13, M14, M15, M16, M17, N2, N10, N11, N12, N13, N14, N15, N16, N17, P10, P11, P12, P13, P14, P15, P16, P17, P25, R10, R11, R12, R13, R14, R15, R16, R17, T10, T11, T12, T13, T14, T15, T16, T17, U10, U11, U12, U13, U14, U15, U16, U17, V2, V25, AB5, AB22, AC4, AC23, AD3, AD24, AE2, AE9, AE13, AE18, AE25, AF1, AF26	A1, A2, A3, A37, A38, A39, AA5, AA35, AH4, AH5, AH35, AR19, AR20, AR21, AR28, AR35, AT4, AT12, AT20, AT28, AT36, AU1, AU3, AU20, AU37, AU39, AV1, AV2, AV38, AV39, AW1, AW2, AW3, AW37, AW38, AW37, AW38, AW39, B1, B2, B38, B39, C1, C3, C20, C37, C39, D4, D12, D20, D28, D36, E5, E12, E19, E20, E21, E28, E35, M4, M5, M35, M36, W5, W35, Y3, Y4, Y5, Y35, Y36, Y37



PQ240/HQ240 Pin Function Diagram




Figure 3: PQ240/HQ240 Pin Function Diagram



FG676 Pin Function Diagram




Figure 10: FG676 Pin Function Diagram

Notes:

Packages FG456 and FG676 are layout compatible.