

Welcome to **E-XFL.COM** 

# Understanding <u>Embedded - FPGAs (Field Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

| Details                        |  |
|--------------------------------|--|
| Product Status                 | Obsolete   |
| Number of LABs/CLBs            | 3456   |
| Number of Logic Elements/Cells | 15552  |
| Total RAM Bits                 | 98304  |
| Number of I/O                  | 316  |
| Number of Gates                | 661111   |
| Voltage - Supply               | 2.375V ~ 2.625V  |
| Mounting Type                  | Surface Mount  |
| Operating Temperature          | 0°C ~ 85°C (TJ)  |
| Package / Case                 | 432-LBGA Exposed Pad, Metal                                |
| Supplier Device Package        | 432-MBGA (40x40)   |
| Purchase URL                   | https://www.e-xfl.com/product-detail/xilinx/xcv600-4bg432c |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



# Virtex Device/Package Combinations and Maximum I/O

Table 3: Virtex Family Maximum User I/O by Device/Package (Excluding Dedicated Clock Pins)

| Package | XCV50 | XCV100 | XCV150 | XCV200 | XCV300 | XCV400 | XCV600 | XCV800 | XCV1000 |
|---------|-------|--------|--------|--------|--------|--------|--------|--------|---------|
| CS144   | 94    | 94     |        |        |        |        |        |        |         |
| TQ144   | 98    | 98     |        |        |        |        |        |        |         |
| PQ240   | 166   | 166    | 166    | 166    | 166    |        |        |        |         |
| HQ240   |       |        |        |        |        | 166    | 166    | 166    |         |
| BG256   | 180   | 180    | 180    | 180    |        |        |        |        |         |
| BG352   |       |        | 260    | 260    | 260    |        |        |        |         |
| BG432   |       |        |        |        | 316    | 316    | 316    | 316    |         |
| BG560   |       |        |        |        |        | 404    | 404    | 404    | 404     |
| FG256   | 176   | 176    | 176    | 176    |        |        |        |        |         |
| FG456   |       |        | 260    | 284    | 312    |        |        |        |         |
| FG676   |       |        |        |        |        | 404    | 444    | 444    |         |
| FG680   |       |        |        |        |        |        | 512    | 512    | 512     |

# **Virtex Ordering Information**




Figure 1: Virtex Ordering Information



# **Revision History**

| Date        | Version | Revision   |
|-------------|---------|--|
| 11/98       | 1.0     | Initial Xilinx release.  |
| 01/99-02/99 | 1.2-1.3 | Both versions updated package drawings and specs.  |
| 05/99       | 1.4     | Addition of package drawings and specifications.   |
| 05/99       | 1.5     | Replaced FG 676 & FG680 package drawings.  |
| 07/99       | 1.6     | Changed Boundary Scan Information and changed Figure 11, Boundary Scan Bit Sequence. Updated IOB Input & Output delays. Added Capacitance info for different I/O Standards. Added 5 V tolerant information. Added DLL Parameters and waveforms and new Pin-to-pin Input and Output Parameter tables for Global Clock Input to Output and Setup and Hold. Changed Configuration Information including Figures 12, 14, 17 & 19. Added device-dependent listings for quiescent currents ICCINTQ and ICCOQ. Updated IOB Input and Output Delays based on default standard of LVTTL, 12 mA, Fast Slew Rate. Added IOB Input Switching Characteristics Standard Adjustments. |
| 09/99       | 1.7     | Speed grade update to preliminary status, Power-on specification and Clock-to-Out Minimums additions, "0" hold time listing explanation, quiescent current listing update, and Figure 6 ADDRA input label correction. Added T <sub>IJITCC</sub> parameter, changed T <sub>OJIT</sub> to T <sub>OPHASE</sub> .  |
| 01/00       | 1.8     | Update to speed.txt file 1.96. Corrections for CRs 111036,111137, 112697, 115479, 117153, 117154, and 117612. Modified notes for Recommended Operating Conditions (voltage and temperature). Changed Bank information for V <sub>CCO</sub> in CS144 package on p.43.   |
| 01/00       | 1.9     | Updated DLL Jitter Parameter table and waveforms, added Delay Measurement Methodology table for different I/O standards, changed buffered Hex line info and Input/Output Timing measurement notes.   |
| 03/00       | 2.0     | New TBCKO values; corrected FG680 package connection drawing; new note about status of CCLK pin after configuration.   |
| 05/00       | 2.1     | Modified "Pins not listed" statement. Speed grade update to Final status.  |
| 05/00       | 2.2     | Modified Table 18.   |
| 09/00       | 2.3     | <ul> <li>Added XCV400 values to table under Minimum Clock-to-Out for Virtex Devices.</li> <li>Corrected Units column in table under IOB Input Switching Characteristics.</li> <li>Added values to table under CLB SelectRAM Switching Characteristics.</li> </ul>  |
| 10/00       | 2.4     | <ul> <li>Corrected Pinout information for devices in the BG256, BG432, and BG560 packages in Table 18.</li> <li>Corrected BG256 Pin Function Diagram.</li> </ul>   |
| 04/01       | 2.5     | <ul> <li>Revised minimums for Global Clock Set-Up and Hold for LVTTL Standard, with DLL.</li> <li>Converted file to modularized format. See Virtex Data Sheet section.</li> </ul>  |
| 03/13       | 4.0     | The products listed in this data sheet are obsolete. See XCN10016 for further information.   |

# **Virtex Data Sheet**

The Virtex Data Sheet contains the following modules:

- DS003-1, Virtex 2.5V FPGAs: Introduction and Ordering Information (Module 1)
- DS003-2, Virtex 2.5V FPGAs: Functional Description (Module 2)

- DS003-3, Virtex 2.5V FPGAs: DC and Switching Characteristics (Module 3)
- DS003-4, Virtex 2.5V FPGAs: Pinout Tables (Module 4)




DS003-2 (v4.0) March 1, 2013

# Virtex<sup>™</sup> 2.5 V Field Programmable Gate Arrays

#### **Product Specification**

The output buffer and all of the IOB control signals have independent polarity controls.



vao\_b.eps

Figure 1: Virtex Architecture Overview

All pads are protected against damage from electrostatic discharge (ESD) and from over-voltage transients. Two forms of over-voltage protection are provided, one that permits 5 V compliance, and one that does not. For 5 V compliance, a Zener-like structure connected to ground turns on when the output rises to approximately 6.5 V. When PCI 3.3 V compliance is required, a conventional clamp diode is connected to the output supply voltage,  $V_{\rm CCO}$ .

Optional pull-up and pull-down resistors and an optional weak-keeper circuit are attached to each pad. Prior to configuration, all pins not involved in configuration are forced into their high-impedance state. The pull-down resistors and the weak-keeper circuits are inactive, but inputs can optionally be pulled up.

The activation of pull-up resistors prior to configuration is controlled on a global basis by the configuration mode pins. If the pull-up resistors are not activated, all the pins will float. Consequently, external pull-up or pull-down resistors must be provided on pins required to be at a well-defined logic level prior to configuration.

All Virtex IOBs support IEEE 1149.1-compatible boundary scan testing.

# **Architectural Description**

# **Virtex Array**

The Virtex user-programmable gate array, shown in Figure 1, comprises two major configurable elements: configurable logic blocks (CLBs) and input/output blocks (IOBs).

- CLBs provide the functional elements for constructing logic
- IOBs provide the interface between the package pins and the CLBs

CLBs interconnect through a general routing matrix (GRM). The GRM comprises an array of routing switches located at the intersections of horizontal and vertical routing channels. Each CLB nests into a VersaBlock™ that also provides local routing resources to connect the CLB to the GRM.

The VersaRing<sup>™</sup> I/O interface provides additional routing resources around the periphery of the device. This routing improves I/O routability and facilitates pin locking.

The Virtex architecture also includes the following circuits that connect to the GRM.

- Dedicated block memories of 4096 bits each
- Clock DLLs for clock-distribution delay compensation and clock domain control
- 3-State buffers (BUFTs) associated with each CLB that drive dedicated segmentable horizontal routing resources

Values stored in static memory cells control the configurable logic elements and interconnect resources. These values load into the memory cells on power-up, and can reload if necessary to change the function of the device.

# Input/Output Block

The Virtex IOB, Figure 2, features SelectIO™ inputs and outputs that support a wide variety of I/O signalling standards, see Table 1.

The three IOB storage elements function either as edge-triggered D-type flip-flops or as level sensitive latches. Each IOB has a clock signal (CLK) shared by the three flip-flops and independent clock enable signals for each flip-flop.

In addition to the CLK and CE control signals, the three flip-flops share a Set/Reset (SR). For each flip-flop, this signal can be independently configured as a synchronous Set, a synchronous Reset, an asynchronous Preset, or an asynchronous Clear.

© 1999-2013 Xilinx, Inc. All rights reserved. All Xilinx trademarks, registered trademarks, patents, and disclaimers are as listed at <a href="http://www.xilinx.com/legal.htm">http://www.xilinx.com/legal.htm</a>.
All other trademarks and registered trademarks are the property of their respective owners. All specifications are subject to change without notice.






Figure 2: Virtex Input/Output Block (IOB)

Table 1: Supported Select I/O Standards

| I/O Standard       | Input Reference<br>Voltage (V <sub>REF</sub> ) | Output Source<br>Voltage (V <sub>CCO</sub> ) | Board Termination<br>Voltage (V <sub>TT</sub> ) | 5 V Tolerant |
|--------------------|--|--|---|--------------|
| LVTTL 2 – 24 mA    | N/A  | 3.3  | N/A   | Yes          |
| LVCMOS2            | N/A  | 2.5  | N/A   | Yes          |
| PCI, 5 V           | N/A  | 3.3  | N/A   | Yes          |
| PCI, 3.3 V         | N/A  | 3.3  | N/A   | No           |
| GTL                | 0.8  | N/A  | 1.2   | No           |
| GTL+               | 1.0  | N/A  | 1.5   | No           |
| HSTL Class I       | 0.75   | 1.5  | 0.75  | No           |
| HSTL Class III     | 0.9  | 1.5  | 1.5   | No           |
| HSTL Class IV      | 0.9  | 1.5  | 1.5   | No           |
| SSTL3 Class I &II  | 1.5  | 3.3  | 1.5   | No           |
| SSTL2 Class I & II | 1.25   | 2.5  | 1.25  | No           |
| CTT                | 1.5  | 3.3  | 1.5   | No           |
| AGP                | 1.32   | 3.3  | N/A   | No           |




Figure 5: Detailed View of Virtex Slice

### Additional Logic

The F5 multiplexer in each slice combines the function generator outputs. This combination provides either a function generator that can implement any 5-input function, a 4:1 multiplexer, or selected functions of up to nine inputs.

Similarly, the F6 multiplexer combines the outputs of all four function generators in the CLB by selecting one of the F5-multiplexer outputs. This permits the implementation of any 6-input function, an 8:1 multiplexer, or selected functions of up to 19 inputs.

Each CLB has four direct feedthrough paths, one per LC. These paths provide extra data input lines or additional local routing that does not consume logic resources.

#### Arithmetic Logic

Dedicated carry logic provides fast arithmetic carry capability for high-speed arithmetic functions. The Virtex CLB supports two separate carry chains, one per Slice. The height of the carry chains is two bits per CLB.

The arithmetic logic includes an XOR gate that allows a 1-bit full adder to be implemented within an LC. In addition, a dedicated AND gate improves the efficiency of multiplier implementation.

The dedicated carry path can also be used to cascade function generators for implementing wide logic functions.

#### **BUFTs**

Each Virtex CLB contains two 3-state drivers (BUFTs) that can drive on-chip busses. See **Dedicated Routing**, page 7. Each Virtex BUFT has an independent 3-state control pin and an independent input pin.

#### **Block SelectRAM**

Virtex FPGAs incorporate several large block SelectRAM memories. These complement the distributed LUT SelectRAMs that provide shallow RAM structures implemented in CLBs.

Block SelectRAM memory blocks are organized in columns. All Virtex devices contain two such columns, one along each vertical edge. These columns extend the full height of the chip. Each memory block is four CLBs high, and consequently, a Virtex device 64 CLBs high contains 16 memory blocks per column, and a total of 32 blocks.

Table 3 shows the amount of block SelectRAM memory that is available in each Virtex device.

Table 3: Virtex Block SelectRAM Amounts

| Device  | # of Blocks | Total Block SelectRAM Bits |
|---------|-------------|----------------------------|
| XCV50   | 8           | 32,768                     |
| XCV100  | 10          | 40,960                     |
| XCV150  | 12          | 49,152                     |
| XCV200  | 14          | 57,344                     |
| XCV300  | 16          | 65,536                     |
| XCV400  | 20          | 81,920                     |
| XCV600  | 24          | 98,304                     |
| XCV800  | 28          | 114,688                    |
| XCV1000 | 32          | 131,072                    |



Each block SelectRAM cell, as illustrated in Figure 6, is a fully synchronous dual-ported 4096-bit RAM with independent control signals for each port. The data widths of the two ports can be configured independently, providing built-in bus-width conversion.




Figure 6: Dual-Port Block SelectRAM

Table 4 shows the depth and width aspect ratios for the block SelectRAM.

Table 4: Block SelectRAM Port Aspect Ratios

| Width | Depth | ADDR Bus   | Data Bus   |
|-------|-------|------------|------------|
| 1     | 4096  | ADDR<11:0> | DATA<0>    |
| 2     | 2048  | ADDR<10:0> | DATA<1:0>  |
| 4     | 1024  | ADDR<9:0>  | DATA<3:0>  |
| 8     | 512   | ADDR<8:0>  | DATA<7:0>  |
| 16    | 256   | ADDR<7:0>  | DATA<15:0> |

The Virtex block SelectRAM also includes dedicated routing to provide an efficient interface with both CLBs and other block SelectRAMs. Refer to XAPP130 for block SelectRAM timing waveforms.

## **Programmable Routing Matrix**

It is the longest delay path that limits the speed of any worst-case design. Consequently, the Virtex routing architecture and its place-and-route software were defined in a single optimization process. This joint optimization minimizes long-path delays, and consequently, yields the best system performance.

The joint optimization also reduces design compilation times because the architecture is software-friendly. Design cycles are correspondingly reduced due to shorter design iteration times.




Figure 7: Virtex Local Routing

## **Local Routing**

The VersaBlock provides local routing resources, as shown in Figure 7, providing the following three types of connections.

- Interconnections among the LUTs, flip-flops, and GRM
- Internal CLB feedback paths that provide high-speed connections to LUTs within the same CLB, chaining them together with minimal routing delay
- Direct paths that provide high-speed connections between horizontally adjacent CLBs, eliminating the delay of the GRM.



#### General Purpose Routing

Most Virtex signals are routed on the general purpose routing, and consequently, the majority of interconnect resources are associated with this level of the routing hierarchy. The general routing resources are located in horizontal and vertical routing channels associated with the rows and columns CLBs. The general-purpose routing resources are listed below.

- Adjacent to each CLB is a General Routing Matrix (GRM). The GRM is the switch matrix through which horizontal and vertical routing resources connect, and is also the means by which the CLB gains access to the general purpose routing.
- 24 single-length lines route GRM signals to adjacent GRMs in each of the four directions.
- 12 buffered Hex lines route GRM signals to another GRMs six-blocks away in each one of the four directions. Organized in a staggered pattern, Hex lines can be driven only at their endpoints. Hex-line signals can be accessed either at the endpoints or at the midpoint (three blocks from the source). One third of the Hex lines are bidirectional, while the remaining ones are uni-directional.

 12 Longlines are buffered, bidirectional wires that distribute signals across the device quickly and efficiently. Vertical Longlines span the full height of the device, and horizontal ones span the full width of the device.

#### I/O Routing

Virtex devices have additional routing resources around their periphery that form an interface between the CLB array and the IOBs. This additional routing, called the VersaRing, facilitates pin-swapping and pin-locking, such that logic redesigns can adapt to existing PCB layouts. Time-to-market is reduced, since PCBs and other system components can be manufactured while the logic design is still in progress.

### **Dedicated Routing**

Some classes of signal require dedicated routing resources to maximize performance. In the Virtex architecture, dedicated routing resources are provided for two classes of signal.

- Horizontal routing resources are provided for on-chip 3-state busses. Four partitionable bus lines are provided per CLB row, permitting multiple busses within a row, as shown in Figure 8.
- Two dedicated nets per CLB propagate carry signals vertically to the adjacent CLB.




Figure 8: BUFT Connections to Dedicated Horizontal Bus Lines

#### Global Routing

Global Routing resources distribute clocks and other signals with very high fanout throughout the device. Virtex devices include two tiers of global routing resources referred to as primary global and secondary local clock routing resources.

• The primary global routing resources are four dedicated global nets with dedicated input pins that are designed to distribute high-fanout clock signals with minimal skew. Each global clock net can drive all CLB, IOB, and block RAM clock pins. The primary global nets can only be driven by global buffers. There are four global buffers, one for each global net.  The secondary local clock routing resources consist of 24 backbone lines, 12 across the top of the chip and 12 across bottom. From these lines, up to 12 unique signals per column can be distributed via the 12 longlines in the column. These secondary resources are more flexible than the primary resources since they are not restricted to routing only to clock pins.

#### **Clock Distribution**

Virtex provides high-speed, low-skew clock distribution through the primary global routing resources described above. A typical clock distribution net is shown in Figure 9.

Four global buffers are provided, two at the top center of the device and two at the bottom center. These drive the four primary global nets that in turn drive any clock pin.



In addition to the test instructions outlined above, the boundary-scan circuitry can be used to configure the FPGA, and also to read back the configuration data.

Figure 10 is a diagram of the Virtex Series boundary scan logic. It includes three bits of Data Register per IOB, the IEEE 1149.1 Test Access Port controller, and the Instruction Register with decodes.

#### Instruction Set

The Virtex Series boundary scan instruction set also includes instructions to configure the device and read back configuration data (CFG\_IN, CFG\_OUT, and JSTART). The complete instruction set is coded as shown in Table 5.

## Data Registers

The primary data register is the boundary scan register. For each IOB pin in the FPGA, bonded or not, it includes three bits for In, Out, and 3-State Control. Non-IOB pins have appropriate partial bit population if input-only or output-only. Each EXTEST CAPTURED-OR state captures all In, Out, and 3-state pins.

The other standard data register is the single flip-flop BYPASS register. It synchronizes data being passed through the FPGA to the next downstream boundary scan device.

The FPGA supports up to two additional internal scan chains that can be specified using the BSCAN macro. The macro provides two user pins (SEL1 and SEL2) which are decodes of the USER1 and USER2 instructions respectively. For these instructions, two corresponding pins (TDO1 and TDO2) allow user scan data to be shifted out of TDO.

Likewise, there are individual clock pins (DRCK1 and DRCK2) for each user register. There is a common input pin (TDI) and shared output pins that represent the state of the TAP controller (RESET, SHIFT, and UPDATE).

#### Bit Sequence

The order within each IOB is: In, Out, 3-State. The input-only pins contribute only the In bit to the boundary scan I/O data register, while the output-only pins contributes all three bits.

From a cavity-up view of the chip (as shown in EPIC), starting in the upper right chip corner, the boundary scan data-register bits are ordered as shown in Figure 11.

BSDL (Boundary Scan Description Language) files for Virtex Series devices are available on the Xilinx web site in the File Download area.




Figure 10: Virtex Series Boundary Scan Logic



ers with a common user interface regardless of their choice of entry and verification tools. The XDM software simplifies the selection of implementation options with pull-down menus and on-line help.

Application programs ranging from schematic capture to Placement and Routing (PAR) can be accessed through the XDM software. The program command sequence is generated prior to execution, and stored for documentation.

Several advanced software features facilitate Virtex design. RPMs, for example, are schematic-based macros with relative location constraints to guide their placement. They help ensure optimal implementation of common functions.

For HDL design entry, the Xilinx FPGA Foundation development system provides interfaces to the following synthesis design environments.

- Synopsys (FPGA Compiler, FPGA Express)
- Exemplar (Spectrum)
- Synplicity (Synplify)

For schematic design entry, the Xilinx FPGA Foundation and alliance development system provides interfaces to the following schematic-capture design environments.

- Mentor Graphics V8 (Design Architect, QuickSim II)
- Viewlogic Systems (Viewdraw)

Third-party vendors support many other environments.

A standard interface-file specification, Electronic Design Interchange Format (EDIF), simplifies file transfers into and out of the development system.

Virtex FPGAs supported by a unified library of standard functions. This library contains over 400 primitives and macros, ranging from 2-input AND gates to 16-bit accumulators, and includes arithmetic functions, comparators, counters, data registers, decoders, encoders, I/O functions, latches, Boolean functions, multiplexers, shift registers, and barrel shifters.

The "soft macro" portion of the library contains detailed descriptions of common logic functions, but does not contain any partitioning or placement information. The performance of these macros depends, therefore, on the partitioning and placement obtained during implementation.

RPMs, on the other hand, do contain predetermined partitioning and placement information that permits optimal implementation of these functions. Users can create their own library of soft macros or RPMs based on the macros and primitives in the standard library.

The design environment supports hierarchical design entry, with high-level schematics that comprise major functional blocks, while lower-level schematics define the logic in these blocks. These hierarchical design elements are automatically combined by the implementation tools. Different design entry tools can be combined within a hierarchical

design, thus allowing the most convenient entry method to be used for each portion of the design.

## **Design Implementation**

The place-and-route tools (PAR) automatically provide the implementation flow described in this section. The partitioner takes the EDIF net list for the design and maps the logic into the architectural resources of the FPGA (CLBs and IOBs, for example). The placer then determines the best locations for these blocks based on their interconnections and the desired performance. Finally, the router interconnects the blocks.

The PAR algorithms support fully automatic implementation of most designs. For demanding applications, however, the user can exercise various degrees of control over the process. User partitioning, placement, and routing information is optionally specified during the design-entry process. The implementation of highly structured designs can benefit greatly from basic floor planning.

The implementation software incorporates Timing Wizard® timing-driven placement and routing. Designers specify timing requirements along entire paths during design entry. The timing path analysis routines in PAR then recognize these user-specified requirements and accommodate them.

Timing requirements are entered on a schematic in a form directly relating to the system requirements, such as the targeted clock frequency, or the maximum allowable delay between two registers. In this way, the overall performance of the system along entire signal paths is automatically tailored to user-generated specifications. Specific timing information for individual nets is unnecessary.

## **Design Verification**

In addition to conventional software simulation, FPGA users can use in-circuit debugging techniques. Because Xilinx devices are infinitely reprogrammable, designs can be verified in real time without the need for extensive sets of software simulation vectors.


The development system supports both software simulation and in-circuit debugging techniques. For simulation, the system extracts the post-layout timing information from the design database, and back-annotates this information into the net list for use by the simulator. Alternatively, the user can verify timing-critical portions of the design using the TRACE® static timing analyzer.

For in-circuit debugging, the development system includes a download and readback cable. This cable connects the FPGA in the target system to a PC or workstation. After downloading the design into the FPGA, the designer can single-step the logic, readback the contents of the flip-flops, and so observe the internal logic state. Simple modifications can be downloaded into the system in a matter of minutes.



Table 8: Master/Slave Serial Mode Programming Switching

|       | Description  | Figure<br>References | Symbol                               | Values       | Units    |
|-------|--|----------------------|--------------------------------------|--------------|----------|
|       | DIN setup/hold, slave mode                               | 1/2                  | $T_{DCC}/T_{CCD}$                    | 5.0 / 0      | ns, min  |
|       | DIN setup/hold, master mode                              | 1/2                  | T <sub>DSCK</sub> /T <sub>CKDS</sub> | 5.0 / 0      | ns, min  |
|       | DOUT   | 3                    | T <sub>CCO</sub>                     | 12.0         | ns, max  |
| CCLK  | High time  | 4                    | T <sub>CCH</sub>                     | 5.0          | ns, min  |
| OOLIK | Low time   | 5                    | T <sub>CCL</sub>                     | 5.0          | ns, min  |
|       | Maximum Frequency  |                      | F <sub>CC</sub>                      | 66           | MHz, max |
|       | Frequency Tolerance, master mode with respect to nominal |                      |                                      | +45%<br>-30% |          |



Note 1: If none of the Virtex FPGAs have been selected to drive DONE, an external pull-up resistor of 330  $\Omega$  should be added to the common DONE line. (For Spartan-XL devices, add a 4.7K  $\Omega$  pull-up resistor.) This pull-up is not needed if the DriveDONE attribute is set. If used, DriveDONE should be selected only for the last device in the configuration chain.

xcv\_12\_050103

Figure 12: Master/Slave Serial Mode Circuit Diagram




Figure 13: Slave-Serial Mode Programming Switching Characteristics



#### Master-Serial Mode

In master-serial mode, the CCLK output of the FPGA drives a Xilinx Serial PROM that feeds bit-serial data to the DIN input. The FPGA accepts this data on each rising CCLK edge. After the FPGA has been loaded, the data for the next device in a daisy-chain is presented on the DOUT pin after the rising CCLK edge.

The interface is identical to slave-serial except that an internal oscillator is used to generate the configuration clock (CCLK). A wide range of frequencies can be selected for CCLK which always starts at a slow default frequency. Configuration bits then switch CCLK to a higher frequency for the remainder of the configuration. Switching to a lower frequency is prohibited.

The CCLK frequency is set using the ConfigRate option in the bitstream generation software. The maximum CCLK frequency that can be selected is 60 MHz. When selecting a CCLK frequency, ensure that the serial PROM and any daisy-chained FPGAs are fast enough to support the clock rate.

On power-up, the CCLK frequency is 2.5 MHz. This frequency is used until the ConfigRate bits have been loaded when the frequency changes to the selected ConfigRate. Unless a different frequency is specified in the design, the default ConfigRate is 4 MHz.

Figure 12 shows a full master/slave system. In this system, the left-most device operates in master-serial mode. The remaining devices operate in slave-serial mode. The SPROM RESET pin is driven by  $\overline{\text{INIT}}$ , and the  $\overline{\text{CE}}$  input is driven by DONE. There is the potential for contention on the DONE pin, depending on the start-up sequence options chosen.

Figure 14 shows the timing of master-serial configuration. Master-serial mode is selected by a <000> or <100> on the mode pins (M2, M1, M0). Table 8 shows the timing information for Figure 14.




Figure 14: Master-Serial Mode Programming Switching Characteristics

At power-up,  $V_{CC}$  must rise from 1.0 V to  $V_{CC}$  min in less than 50 ms, otherwise delay configuration by pulling PROGRAM Low until  $V_{CC}$  is valid.

The sequence of operations necessary to configure a Virtex FPGA serially appears in Figure 15.

#### SelectMAP Mode

The SelectMAP mode is the fastest configuration option. Byte-wide data is written into the FPGA with a BUSY flag controlling the flow of data.

An external data source provides a byte stream, CCLK, a Chip Select  $(\overline{CS})$  signal and a Write signal  $(\overline{WRITE})$ . If BUSY is asserted (High) by the FPGA, the data must be held until BUSY goes Low.

Data can also be read using the SelectMAP mode. If WRITE is not asserted, configuration data is read out of the FPGA as part of a readback operation.

In the SelectMAP mode, multiple Virtex devices can be chained in parallel. DATA pins (D7:D0), CCLK, WRITE, BUSY, PROGRAM, DONE, and INIT can be connected in parallel between all the FPGAs. Note that the data is organized with the MSB of each byte on pin DO and the LSB of each byte on D7. The CS pins are kept separate, insuring that each FPGA can be selected individually. WRITE should be Low before loading the first bitstream and returned High after the last device has been programmed. Use  $\overline{\text{CS}}$  to select the appropriate FPGA for loading the bitstream and sending the configuration data. at the end of the bitstream, deselect the loaded device and select the next target FPGA by setting its  $\overline{\text{CS}}$  pin High. A free-running oscillator or other externally generated signal can be used for CCLK. The BUSY signal can be ignored for frequencies below 50 MHz. For details about frequencies above 50 MHz, see XAPP138, Virtex Configuration and Readback. Once all the devices have been programmed, the DONE pin goes High.



## **Block RAM Switching Characteristics**

|  | Speed Grade                          |         |            |          |         |         |
|--|--------------------------------------|---------|------------|----------|---------|---------|
| Description  | Symbol                               | Min     | -6         | -5       | -4      | Units   |
| Sequential Delays  |                                      |         |            |          |         |         |
| Clock CLK to DOUT output                                   | T <sub>BCKO</sub>                    | 1.7     | 3.4        | 3.8      | 4.3     | ns, max |
| Setup and Hold Times before/after Clock CLK <sup>(1)</sup> |                                      | Setu    | p Time / H | old Time |         |         |
| ADDR inputs  | T <sub>BACK</sub> /T <sub>BCKA</sub> | 0.6 / 0 | 1.2 / 0    | 1.3 / 0  | 1.5 / 0 | ns, min |
| DIN inputs   | T <sub>BDCK</sub> /T <sub>BCKD</sub> | 0.6 / 0 | 1.2 / 0    | 1.3 / 0  | 1.5 / 0 | ns, min |
| EN input   | T <sub>BECK</sub> /T <sub>BCKE</sub> | 1.3 / 0 | 2.6 / 0    | 3.0 / 0  | 3.4 / 0 | ns, min |
| RST input  | T <sub>BRCK</sub> /T <sub>BCKR</sub> | 1.3 / 0 | 2.5 / 0    | 2.7 / 0  | 3.2 / 0 | ns, min |
| WEN input  | T <sub>BWCK</sub> /T <sub>BCKW</sub> | 1.2 / 0 | 2.3 / 0    | 2.6 / 0  | 3.0 / 0 | ns, min |
| Clock CLK  |                                      |         |            |          |         |         |
| Minimum Pulse Width, High                                  | T <sub>BPWH</sub>                    | 0.8     | 1.5        | 1.7      | 2.0     | ns, min |
| Minimum Pulse Width, Low                                   | T <sub>BPWL</sub>                    | 0.8     | 1.5        | 1.7      | 2.0     | ns, min |
| CLKA -> CLKB setup time for different ports                | T <sub>BCCS</sub>                    |         | 3.0        | 3.5      | 4.0     | ns, min |

#### Notes:

# **TBUF Switching Characteristics**

|  |                  | Speed Grade |      |      |      |         |
|--|------------------|-------------|------|------|------|---------|
| Description                            | Symbol           | Min         | -6   | -5   | -4   | Units   |
| Combinatorial Delays                   |                  |             |      |      |      |         |
| IN input to OUT output                 | T <sub>IO</sub>  | 0           | 0    | 0    | 0    | ns, max |
| TRI input to OUT output high-impedance | T <sub>OFF</sub> | 0.05        | 0.09 | 0.10 | 0.11 | ns, max |
| TRI input to valid data on OUT output  | T <sub>ON</sub>  | 0.05        | 0.09 | 0.10 | 0.11 | ns, max |

# **JTAG Test Access Port Switching Characteristics**

| Description                               | Symbol              | -6   | -5   | -4   | Units    |
|---|---------------------|------|------|------|----------|
| TMS and TDI Setup times before TCK        | T <sub>TAPTCK</sub> | 4.0  | 4.0  | 4.0  | ns, min  |
| TMS and TDI Hold times after TCK          | T <sub>TCKTAP</sub> | 2.0  | 2.0  | 2.0  | ns, min  |
| Output delay from clock TCK to output TDO | T <sub>TCKTDO</sub> | 11.0 | 11.0 | 11.0 | ns, max  |
| Maximum TCK clock frequency               | F <sub>TCK</sub>    | 33   | 33   | 33   | MHz, max |

<sup>1.</sup> A Zero "0" Hold Time listing indicates no hold time or a negative hold time. Negative values can not be guaranteed "best-case", but if a "0" is listed, there is no positive hold time.



### **Minimum Clock-to-Out for Virtex Devices**

|              | With DLL    |     |      |      |      | With | out DLL |      |      |       |       |
|--------------|-------------|-----|------|------|------|------|---------|------|------|-------|-------|
| I/O Standard | All Devices | V50 | V100 | V150 | V200 | V300 | V400    | V600 | V800 | V1000 | Units |
| *LVTTL_S2    | 5.2         | 6.0 | 6.0  | 6.0  | 6.0  | 6.1  | 6.1     | 6.1  | 6.1  | 6.1   | ns    |
| *LVTTL_S4    | 3.5         | 4.3 | 4.3  | 4.3  | 4.3  | 4.4  | 4.4     | 4.4  | 4.4  | 4.4   | ns    |
| *LVTTL_S6    | 2.8         | 3.6 | 3.6  | 3.6  | 3.6  | 3.7  | 3.7     | 3.7  | 3.7  | 3.7   | ns    |
| *LVTTL_S8    | 2.2         | 3.1 | 3.1  | 3.1  | 3.1  | 3.1  | 3.1     | 3.2  | 3.2  | 3.2   | ns    |
| *LVTTL_S12   | 2.0         | 2.9 | 2.9  | 2.9  | 2.9  | 2.9  | 2.9     | 3.0  | 3.0  | 3.0   | ns    |
| *LVTTL_S16   | 1.9         | 2.8 | 2.8  | 2.8  | 2.8  | 2.8  | 2.8     | 2.9  | 2.9  | 2.9   | ns    |
| *LVTTL_S24   | 1.8         | 2.6 | 2.6  | 2.7  | 2.7  | 2.7  | 2.7     | 2.7  | 2.7  | 2.8   | ns    |
| *LVTTL_F2    | 2.9         | 3.8 | 3.8  | 3.8  | 3.8  | 3.8  | 3.8     | 3.9  | 3.9  | 3.9   | ns    |
| *LVTTL_F4    | 1.7         | 2.6 | 2.6  | 2.6  | 2.6  | 2.6  | 2.6     | 2.7  | 2.7  | 2.7   | ns    |
| *LVTTL_F6    | 1.2         | 2.0 | 2.0  | 2.0  | 2.1  | 2.1  | 2.1     | 2.1  | 2.1  | 2.2   | ns    |
| *LVTTL_F8    | 1.1         | 1.9 | 1.9  | 1.9  | 1.9  | 2.0  | 2.0     | 2.0  | 2.0  | 2.0   | ns    |
| *LVTTL_F12   | 1.0         | 1.8 | 1.8  | 1.8  | 1.8  | 1.9  | 1.9     | 1.9  | 1.9  | 1.9   | ns    |
| *LVTTL_F16   | 0.9         | 1.7 | 1.8  | 1.8  | 1.8  | 1.8  | 1.8     | 1.8  | 1.9  | 1.9   | ns    |
| *LVTTL_F24   | 0.9         | 1.7 | 1.7  | 1.7  | 1.8  | 1.8  | 1.8     | 1.8  | 1.8  | 1.9   | ns    |
| LVCMOS2      | 1.1         | 1.9 | 1.9  | 1.9  | 2.0  | 2.0  | 2.0     | 2.0  | 2.0  | 2.1   | ns    |
| PCI33_3      | 1.5         | 2.4 | 2.4  | 2.4  | 2.4  | 2.4  | 2.4     | 2.5  | 2.5  | 2.5   | ns    |
| PCI33_5      | 1.4         | 2.2 | 2.2  | 2.3  | 2.3  | 2.3  | 2.3     | 2.3  | 2.3  | 2.4   | ns    |
| PCI66_3      | 1.1         | 1.9 | 1.9  | 2.0  | 2.0  | 2.0  | 2.0     | 2.0  | 2.1  | 2.1   | ns    |
| GTL          | 1.6         | 2.5 | 2.5  | 2.5  | 2.5  | 2.5  | 2.5     | 2.6  | 2.6  | 2.6   | ns    |
| GTL+         | 1.7         | 2.5 | 2.5  | 2.6  | 2.6  | 2.6  | 2.6     | 2.6  | 2.6  | 2.7   | ns    |
| HSTL I       | 1.1         | 1.9 | 1.9  | 1.9  | 1.9  | 2.0  | 2.0     | 2.0  | 2.0  | 2.0   | ns    |
| HSTL III     | 0.9         | 1.7 | 1.7  | 1.8  | 1.8  | 1.8  | 1.8     | 1.8  | 1.8  | 1.9   | ns    |
| HSTL IV      | 0.8         | 1.6 | 1.6  | 1.6  | 1.7  | 1.7  | 1.7     | 1.7  | 1.7  | 1.8   | ns    |
| SSTL2 I      | 0.9         | 1.7 | 1.7  | 1.7  | 1.7  | 1.8  | 1.8     | 1.8  | 1.8  | 1.8   | ns    |
| SSTL2 II     | 0.8         | 1.6 | 1.6  | 1.6  | 1.6  | 1.7  | 1.7     | 1.7  | 1.7  | 1.7   | ns    |
| SSTL3 I      | 0.8         | 1.6 | 1.7  | 1.7  | 1.7  | 1.7  | 1.7     | 1.7  | 1.8  | 1.8   | ns    |
| SSTL3 II     | 0.7         | 1.5 | 1.5  | 1.6  | 1.6  | 1.6  | 1.6     | 1.6  | 1.6  | 1.7   | ns    |
| CTT          | 1.0         | 1.8 | 1.8  | 1.8  | 1.9  | 1.9  | 1.9     | 1.9  | 1.9  | 2.0   | ns    |
| AGP          | 1.0         | 1.8 | 1.8  | 1.9  | 1.9  | 1.9  | 1.9     | 1.9  | 1.9  | 2.0   | ns    |

<sup>\*</sup>S = Slow Slew Rate, F = Fast Slew Rate

#### Notes:

<sup>1.</sup> Listed above are representative values where one global clock input drives one vertical clock line in each accessible column, and where all accessible IOB and CLB flip-flops are clocked by the global clock net.

<sup>2.</sup> Input and output timing is measured at 1.4 V for LVTTL. For other I/O standards, see Table 3. In all cases, an 8 pF external capacitive load is used.



Period Tolerance: the allowed input clock period change in nanoseconds.




Figure 1: Frequency Tolerance and Clock Jitter

# **Revision History**

| Date  | Version | Revision   |
|-------|---------|--|
| 11/98 | 1.0     | Initial Xilinx release.  |
| 01/99 | 1.2     | Updated package drawings and specs.  |
| 02/99 | 1.3     | Update of package drawings, updated specifications.  |
| 05/99 | 1.4     | Addition of package drawings and specifications.   |
| 05/99 | 1.5     | Replaced FG 676 & FG680 package drawings.  |
| 07/99 | 1.6     | Changed Boundary Scan Information and changed Figure 11, Boundary Scan Bit Sequence. Updated IOB Input & Output delays. Added Capacitance info for different I/O Standards. Added 5 V tolerant information. Added DLL Parameters and waveforms and new Pin-to-pin Input and Output Parameter tables for Global Clock Input to Output and Setup and Hold. Changed Configuration Information including Figures 12, 14, 17 & 19. Added device-dependent listings for quiescent currents ICCINTQ and ICCOQ. Updated IOB Input and Output Delays based on default standard of LVTTL, 12 mA, Fast Slew Rate. Added IOB Input Switching Characteristics Standard Adjustments. |
| 09/99 | 1.7     | Speed grade update to preliminary status, Power-on specification and Clock-to-Out Minimums additions, "0" hold time listing explanation, quiescent current listing update, and Figure 6 ADDRA input label correction. Added T <sub>IJITCC</sub> parameter, changed T <sub>OJIT</sub> to T <sub>OPHASE</sub> .  |
| 01/00 | 1.8     | Update to speed.txt file 1.96. Corrections for CRs 111036,111137, 112697, 115479, 117153, 117154, and 117612. Modified notes for Recommended Operating Conditions (voltage and temperature). Changed Bank information for V <sub>CCO</sub> in CS144 package on p.43.   |



# Virtex<sup>™</sup> 2.5 V Field Programmable Gate Arrays

DS003-4 (v4.0) March 1, 2013

**Production Product Specification** 

## **Virtex Pin Definitions**

Table 1: Special Purpose Pins

| Pin Name                                 | Dedicated<br>Pin | Direction                     | Description  |  |  |
|--|------------------|-------------------------------|--|--|--|
| GCK0, GCK1,<br>GCK2, GCK3                | Yes              | Input                         | Clock input pins that connect to Global Clock Buffers. These pins become user inputs when not needed for clocks.   |  |  |
| M0, M1, M2                               | Yes              | Input                         | Mode pins are used to specify the configuration mode.  |  |  |
| CCLK                                     | Yes              | Input or<br>Output            | The configuration Clock I/O pin: it is an input for SelectMAP and slave-serial modes, and output in master-serial mode. After configuration it is input only, logic level = Don't Care.                                    |  |  |
| PROGRAM                                  | Yes              | Input                         | Initiates a configuration sequence when asserted Low.  |  |  |
| DONE                                     | Yes              | Bidirectional                 | Indicates that configuration loading is complete, and that the start-up sequence is in progress. The output can be open drain.   |  |  |
| INIT                                     | No               | Bidirectional<br>(Open-drain) | When Low, indicates that the configuration memory is being cleared. The pin becomes a user I/O after configuration.  |  |  |
| BUSY/<br>DOUT                            | No               | Output                        | In SelectMAP mode, BUSY controls the rate at which configuration data is loaded. The pin becomes a user I/O after configuration unless the SelectMAP port is retained.   |  |  |
|  |                  |                               | In bit-serial modes, DOUT provides header information to downstream devices in a daisy-chain. The pin becomes a user I/O after configuration.  |  |  |
| D0/DIN,<br>D1, D2,<br>D3, D4,<br>D5, D6, | No               | Input or<br>Output            | In SelectMAP mode, D0 - D7 are configuration data pins. These pins become user I/Os after configuration unless the SelectMAP port is retained.  In bit-serial modes, DIN is the single data input. This pin becomes a user |  |  |
| D7                                       |                  |                               | I/O after configuration.   |  |  |
| WRITE                                    | No               | Input                         | In SelectMAP mode, the active-low Write Enable signal. The pin becomes a user I/O after configuration unless the SelectMAP port is retained.   |  |  |
| CS                                       | No               | Input                         | In SelectMAP mode, the active-low Chip Select signal. The pin becomes a user I/O after configuration unless the SelectMAP port is retained.  |  |  |
| TDI, TDO,<br>TMS, TCK                    | Yes              | Mixed                         | Boundary-scan Test-Access-Port pins, as defined in IEEE 1149.1.  |  |  |
| DXN, DXP                                 | Yes              | N/A                           | Temperature-sensing diode pins. (Anode: DXP, cathode: DXN)   |  |  |
| V <sub>CCINT</sub>                       | Yes              | Input                         | Power-supply pins for the internal core logic.   |  |  |
| V <sub>cco</sub>                         | Yes              | Input                         | Power-supply pins for the output drivers (subject to banking rules)  |  |  |
| V <sub>REF</sub>                         | No               | Input                         | Input threshold voltage pins. Become user I/Os when an external threshold voltage is not needed (subject to banking rules).  |  |  |
| GND                                      | Yes              | Input                         | Ground   |  |  |

<sup>© 1999-2013</sup> Xilinx, Inc. All rights reserved. All Xilinx trademarks, registered trademarks, patents, and disclaimers are as listed at <a href="http://www.xilinx.com/legal.htm">http://www.xilinx.com/legal.htm</a>.
All other trademarks and registered trademarks are the property of their respective owners. All specifications are subject to change without notice.



Table 3: Virtex Pinout Tables (BGA) (Continued)

| Pin Name  | Device     | BG256    | BG352            | BG432                 | BG560                      |
|---|------------|----------|------------------|-----------------------|----------------------------|
| V <sub>CCO</sub> , Bank 7   | All        | G4, H4   | G23, K26,<br>N23 | A31, L28, L31         | C32, D33, K33,<br>N32, T33 |
| V <sub>REF</sub> , Bank 0   | XCV50      | A8, B4   | N/A              | N/A                   | N/A                        |
| (VREF pins are listed incrementally. Connect all                                      | XCV100/150 | + A4     | A16,C19,<br>C21  | N/A                   | N/A                        |
| pins listed for both the required device and all smaller devices listed in the        | XCV200/300 | + A2     | + D21            | B19, D22, D24,<br>D26 | N/A                        |
| same package.)  | XCV400     | N/A      | N/A              | + C18                 | A19, D20,                  |
| Within each bank, if input  |            |          |                  |                       | D26, E23, E27              |
| reference voltage is not required, all V <sub>REF</sub> pins are                      | XCV600     | N/A      | N/A              | + C24                 | + E24                      |
| general I/O.  | XCV800     | N/A      | N/A              | + B21                 | + E21                      |
|   | XCV1000    | N/A      | N/A              | N/A                   | + D29                      |
| V <sub>REF</sub> , Bank 1   | XCV50      | A17, B12 | N/A              | N/A                   | N/A                        |
| (VREF pins are listed incrementally. Connect all                                      | XCV100/150 | + B15    | B6, C9,<br>C12   | N/A                   | N/A                        |
| pins listed for both the required device and all smaller devices listed in the        | XCV200/300 | + B17    | + D6             | A13, B7,<br>C6, C10   | N/A                        |
| same package.) Within each bank, if input reference voltage is not                    | XCV400     | N/A      | N/A              | + B15                 | A6, D7,<br>D11, D16, E15   |
| required, all V <sub>REF</sub> pins are   | XCV600     | N/A      | N/A              | + D10                 | + D10                      |
| general I/O.  | XCV800     | N/A      | N/A              | + B12                 | + D13                      |
|   | XCV1000    | N/A      | N/A              | N/A                   | + E7                       |
| V <sub>REF</sub> , Bank 2   | XCV50      | C20, J18 | N/A              | N/A                   | N/A                        |
| (V <sub>REF</sub> pins are listed incrementally. Connect all pins listed for both the | XCV100/150 | + F19    | E2, H2,<br>M4    | N/A                   | N/A                        |
| required device and all smaller devices listed in the                                 | XCV200/300 | + G18    | + D2             | E2, G3,<br>J2, N1     | N/A                        |
| same package.)  | XCV400     | N/A      | N/A              | + R3                  | G5, H4,                    |
| Within each bank, if input reference voltage is not                                   |            |          |                  |                       | L5, P4, R1                 |
| required, all V <sub>REF</sub> pins are   | XCV600     | N/A      | N/A              | + H1                  | + K5                       |
| general I/O.  | XCV800     | N/A      | N/A              | + M3                  | + N5                       |
|   | XCV1000    | N/A      | N/A              | N/A                   | + B3                       |



Table 4: Virtex Pinout Tables (Fine-Pitch BGA) (Continued)

| Pin Name   | Device     | FG256    | FG456         | FG676                      | FG680                          |
|--|------------|----------|---------------|----------------------------|--------------------------------|
| V <sub>REF</sub> Bank 1  | XCV50      | B9, C11  | N/A           | N/A                        | N/A                            |
| (VREF pins are listed incrementally. Connect all pins listed for both the required device and all smaller devices listed in the same package.) | XCV100/150 | + E11    | A18, B13, E14 | N/A                        | N/A                            |
|  | XCV200/300 | + A14    | + A19         | N/A                        | N/A                            |
|  | XCV400     | N/A      | N/A           | A14, C20, C21,<br>D15, G16 | N/A                            |
|  | XCV600     | N/A      | N/A           | + B19                      | B6, B8, B18,<br>D11, D13, D17  |
| Within each bank, if input reference voltage   | XCV800     | N/A      | N/A           | + A17                      | + B14                          |
| is not required, all V <sub>REF</sub> pins are general I/O.  | XCV1000    | N/A      | N/A           | N/A                        | + B5                           |
| V <sub>REF</sub> , Bank 2  | XCV50      | F13, H13 | N/A           | N/A                        | N/A                            |
| (V <sub>REF</sub> pins are listed  | XCV100/150 | + F14    | F21, H18, K21 | N/A                        | N/A                            |
| incrementally. Connect all pins listed for both  | XCV200/300 | + E13    | + D22         | N/A                        | N/A                            |
| the required device and all smaller devices listed in the same package.) Within each bank, if  | XCV400     | N/A      | N/A           | F24, H23, K20,<br>M23, M26 | N/A                            |
|  | XCV600     | N/A      | N/A           | + G26                      | G1, H4, J1, L2,<br>V5, W3      |
| input reference voltage  | XCV800     | N/A      | N/A           | + K25                      | + N1                           |
| is not required, all V <sub>REF</sub> pins are general I/O.  | XCV1000    | N/A      | N/A           | N/A                        | + D2                           |
| V <sub>REF</sub> Bank 3  | XCV50      | K16, L14 | N/A           | N/A                        | N/A                            |
| (V <sub>REF</sub> pins are listed  | XCV100/150 | + L13    | N21, R19, U21 | N/A                        | N/A                            |
| incrementally. Connect all pins listed for both  | XCV200/300 | + M13    | + U20         | N/A                        | N/A                            |
| the required device and all smaller devices listed in the same package.) Within each bank, if  | XCV400     | N/A      | N/A           | R23, R25, U21,<br>W22, W23 | N/A                            |
|  | XCV600     | N/A      | N/A           | + W26                      | AC1, AJ2, AK3,<br>AL4, AR1, Y1 |
| input reference voltage  | XCV800     | N/A      | N/A           | + U25                      | + AF3                          |
| is not required, all V <sub>REF</sub> pins are general I/O.  | XCV1000    | N/A      | N/A           | N/A                        | + AP4                          |



Table 4: Virtex Pinout Tables (Fine-Pitch BGA) (Continued)

| Pin Name  | Device     | FG256   | FG456               | FG676                              | FG680                                    |
|---|------------|---------|---------------------|------------------------------------|--|
| V <sub>REF</sub> Bank 4   | XCV50      | P9, T12 | N/A                 | N/A                                | N/A                                      |
| (V <sub>REF</sub> pins are listed incrementally. Connect all pins listed for both the required device and             | XCV100/150 | + T11   | AA13, AB16,<br>AB19 | N/A                                | N/A                                      |
|   | XCV200/300 | + R13   | + AB20              | N/A                                | N/A                                      |
| all smaller devices<br>listed in the same<br>package.)  | XCV400     | N/A     | N/A                 | AC15, AD18,<br>AD21, AD22,<br>AF15 | N/A                                      |
| Within each bank, if input reference voltage is not required, all V <sub>REF</sub> pins are general I/O.              | XCV600     | N/A     | N/A                 | + AF20                             | AT19, AU7,<br>AU17, AV8,<br>AV10, AW11   |
| pins are general i/o.   | XCV800     | N/A     | N/A                 | + AF17                             | + AV14                                   |
|   | XCV1000    | N/A     | N/A                 | N/A                                | + AU6                                    |
| V <sub>REF</sub> Bank 5   | XCV50      | T4, P8  | N/A                 | N/A                                | N/A                                      |
| (V <sub>REF</sub> pins are listed   | XCV100/150 | + R5    | W8, Y10, AA5        | N/A                                | N/A                                      |
| incrementally. Connect all pins listed for both   | XCV200/300 | + T2    | + Y6                | N/A                                | N/A                                      |
| the required device and all smaller devices   | XCV400     | N/A     | N/A                 | AA10, AB8, AB12,<br>AC7, AF12      | N/A                                      |
| listed in the same package.) Within each bank, if   | XCV600     | N/A     | N/A                 | + AF8                              | AT27, AU29,<br>AU31, AV35,<br>AW21, AW23 |
| input reference voltage is not required, all V <sub>REF</sub>   | XCV800     | N/A     | N/A                 | + AE10                             | + AT25                                   |
| pins are general I/O.   | XCV1000    | N/A     | N/A                 | N/A                                | + AV36                                   |
| V <sub>REF</sub> , Bank 6   | XCV50      | J3, N1  | N/A                 | N/A                                | N/A                                      |
| (V <sub>REF</sub> pins are listed   | XCV100/150 | + M1    | N2, R4, T3          | N/A                                | N/A                                      |
| incrementally. Connect all pins listed for both   | XCV200/300 | + N2    | + Y1                | N/A                                | N/A                                      |
| the required device and all smaller devices listed in the same package.) Within each bank, if input reference voltage | XCV400     | N/A     | N/A                 | AB3, R1, R4, U6,<br>V5             | N/A                                      |
|   | XCV600     | N/A     | N/A                 | + Y1                               | AB35, AD37,<br>AH39, AK39,<br>AM39, AN36 |
| is not required, all V <sub>REF</sub>   | XCV800     | N/A     | N/A                 | + U2                               | + AE39                                   |
| pins are general I/O.   | XCV1000    | N/A     | N/A                 | N/A                                | + AT39                                   |



## **TQ144 Pin Function Diagram**





Figure 2: TQ144 Pin Function Diagram



## **BG432 Pin Function Diagram**



DS003\_21\_100300

Figure 6: BG432 Pin Function Diagram