

Welcome to **E-XFL.COM** 

# Understanding <u>Embedded - FPGAs (Field Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details	
Product Status	Obsolete
Number of LABs/CLBs	3456
Number of Logic Elements/Cells	15552
Total RAM Bits	98304
Number of I/O	512
Number of Gates	661111
Voltage - Supply	2.375V ~ 2.625V
Mounting Type	Surface Mount
Operating Temperature	-40°C ~ 100°C (TJ)
Package / Case	680-LBGA Exposed Pad
Supplier Device Package	680-FTEBGA (40x40)
Purchase URL	https://www.e-xfl.com/product-detail/xilinx/xcv600-4fg680i

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



## **Virtex Architecture**

Virtex devices feature a flexible, regular architecture that comprises an array of configurable logic blocks (CLBs) surrounded by programmable input/output blocks (IOBs), all interconnected by a rich hierarchy of fast, versatile routing resources. The abundance of routing resources permits the Virtex family to accommodate even the largest and most complex designs.

Virtex FPGAs are SRAM-based, and are customized by loading configuration data into internal memory cells. In some modes, the FPGA reads its own configuration data from an external PROM (master serial mode). Otherwise, the configuration data is written into the FPGA (Select-MAP<sup>TM</sup>, slave serial, and JTAG modes).

The standard Xilinx Foundation™ and Alliance Series™ Development systems deliver complete design support for Virtex, covering every aspect from behavioral and schematic entry, through simulation, automatic design translation and implementation, to the creation, downloading, and readback of a configuration bit stream.

### **Higher Performance**

Virtex devices provide better performance than previous generations of FPGA. Designs can achieve synchronous system clock rates up to 200 MHz including I/O. Virtex inputs and outputs comply fully with PCI specifications, and interfaces can be implemented that operate at 33 MHz or 66 MHz. Additionally, Virtex supports the hot-swapping requirements of Compact PCI.

Xilinx thoroughly benchmarked the Virtex family. While performance is design-dependent, many designs operated internally at speeds in excess of 100 MHz and can achieve 200 MHz. Table 2 shows performance data for representative circuits, using worst-case timing parameters.

Table 2: Performance for Common Circuit Functions

Function	Bits	Virtex -6
Register-to-Register		
Adder	16	5.0 ns
Audei	64	7.2 ns
Pipelined Multiplier	8 x 8	5.1 ns
	16 x 16	6.0 ns
Address Decoder	16	4.4 ns
	64	6.4 ns
16:1 Multiplexer		5.4 ns
Parity Tree	9	4.1 ns
	18	5.0 ns
	36	6.9 ns
Chip-to-Chip		
HSTL Class IV		200 MHz
LVTTL,16mA, fast slew		180 MHz



## Virtex Device/Package Combinations and Maximum I/O

Table 3: Virtex Family Maximum User I/O by Device/Package (Excluding Dedicated Clock Pins)

Package	XCV50	XCV100	XCV150	XCV200	XCV300	XCV400	XCV600	XCV800	XCV1000
CS144	94	94							
TQ144	98	98							
PQ240	166	166	166	166	166				
HQ240						166	166	166	
BG256	180	180	180	180					
BG352			260	260	260				
BG432					316	316	316	316	
BG560						404	404	404	404
FG256	176	176	176	176					
FG456			260	284	312				
FG676						404	444	444	
FG680							512	512	512

## **Virtex Ordering Information**




Figure 1: Virtex Ordering Information



## **Revision History**

Date	Version	Revision
11/98	1.0	Initial Xilinx release.
01/99-02/99	1.2-1.3	Both versions updated package drawings and specs.
05/99	1.4	Addition of package drawings and specifications.
05/99	1.5	Replaced FG 676 & FG680 package drawings.
07/99	1.6	Changed Boundary Scan Information and changed Figure 11, Boundary Scan Bit Sequence. Updated IOB Input & Output delays. Added Capacitance info for different I/O Standards. Added 5 V tolerant information. Added DLL Parameters and waveforms and new Pin-to-pin Input and Output Parameter tables for Global Clock Input to Output and Setup and Hold. Changed Configuration Information including Figures 12, 14, 17 & 19. Added device-dependent listings for quiescent currents ICCINTQ and ICCOQ. Updated IOB Input and Output Delays based on default standard of LVTTL, 12 mA, Fast Slew Rate. Added IOB Input Switching Characteristics Standard Adjustments.
09/99	1.7	Speed grade update to preliminary status, Power-on specification and Clock-to-Out Minimums additions, "0" hold time listing explanation, quiescent current listing update, and Figure 6 ADDRA input label correction. Added T <sub>IJITCC</sub> parameter, changed T <sub>OJIT</sub> to T <sub>OPHASE</sub> .
01/00	1.8	Update to speed.txt file 1.96. Corrections for CRs 111036,111137, 112697, 115479, 117153, 117154, and 117612. Modified notes for Recommended Operating Conditions (voltage and temperature). Changed Bank information for V <sub>CCO</sub> in CS144 package on p.43.
01/00	1.9	Updated DLL Jitter Parameter table and waveforms, added Delay Measurement Methodology table for different I/O standards, changed buffered Hex line info and Input/Output Timing measurement notes.
03/00	2.0	New TBCKO values; corrected FG680 package connection drawing; new note about status of CCLK pin after configuration.
05/00	2.1	Modified "Pins not listed" statement. Speed grade update to Final status.
05/00	2.2	Modified Table 18.
09/00	2.3	<ul> <li>Added XCV400 values to table under Minimum Clock-to-Out for Virtex Devices.</li> <li>Corrected Units column in table under IOB Input Switching Characteristics.</li> <li>Added values to table under CLB SelectRAM Switching Characteristics.</li> </ul>
10/00	2.4	<ul> <li>Corrected Pinout information for devices in the BG256, BG432, and BG560 packages in Table 18.</li> <li>Corrected BG256 Pin Function Diagram.</li> </ul>
04/01	2.5	<ul> <li>Revised minimums for Global Clock Set-Up and Hold for LVTTL Standard, with DLL.</li> <li>Converted file to modularized format. See Virtex Data Sheet section.</li> </ul>
03/13	4.0	The products listed in this data sheet are obsolete. See XCN10016 for further information.

## **Virtex Data Sheet**

The Virtex Data Sheet contains the following modules:

- DS003-1, Virtex 2.5V FPGAs: Introduction and Ordering Information (Module 1)
- DS003-2, Virtex 2.5V FPGAs: Functional Description (Module 2)

- DS003-3, Virtex 2.5V FPGAs:
   DC and Switching Characteristics (Module 3)
- DS003-4, Virtex 2.5V FPGAs: Pinout Tables (Module 4)




Figure 5: Detailed View of Virtex Slice

#### Additional Logic

The F5 multiplexer in each slice combines the function generator outputs. This combination provides either a function generator that can implement any 5-input function, a 4:1 multiplexer, or selected functions of up to nine inputs.

Similarly, the F6 multiplexer combines the outputs of all four function generators in the CLB by selecting one of the F5-multiplexer outputs. This permits the implementation of any 6-input function, an 8:1 multiplexer, or selected functions of up to 19 inputs.

Each CLB has four direct feedthrough paths, one per LC. These paths provide extra data input lines or additional local routing that does not consume logic resources.

#### Arithmetic Logic

Dedicated carry logic provides fast arithmetic carry capability for high-speed arithmetic functions. The Virtex CLB supports two separate carry chains, one per Slice. The height of the carry chains is two bits per CLB.

The arithmetic logic includes an XOR gate that allows a 1-bit full adder to be implemented within an LC. In addition, a dedicated AND gate improves the efficiency of multiplier implementation.

The dedicated carry path can also be used to cascade function generators for implementing wide logic functions.

#### **BUFTs**

Each Virtex CLB contains two 3-state drivers (BUFTs) that can drive on-chip busses. See **Dedicated Routing**, page 7. Each Virtex BUFT has an independent 3-state control pin and an independent input pin.

#### **Block SelectRAM**

Virtex FPGAs incorporate several large block SelectRAM memories. These complement the distributed LUT SelectRAMs that provide shallow RAM structures implemented in CLBs.

Block SelectRAM memory blocks are organized in columns. All Virtex devices contain two such columns, one along each vertical edge. These columns extend the full height of the chip. Each memory block is four CLBs high, and consequently, a Virtex device 64 CLBs high contains 16 memory blocks per column, and a total of 32 blocks.

Table 3 shows the amount of block SelectRAM memory that is available in each Virtex device.

Table 3: Virtex Block SelectRAM Amounts

Device	# of Blocks	Total Block SelectRAM Bits
XCV50	8	32,768
XCV100	10	40,960
XCV150	12	49,152
XCV200	14	57,344
XCV300	16	65,536
XCV400	20	81,920
XCV600	24	98,304
XCV800	28	114,688
XCV1000	32	131,072



Each block SelectRAM cell, as illustrated in Figure 6, is a fully synchronous dual-ported 4096-bit RAM with independent control signals for each port. The data widths of the two ports can be configured independently, providing built-in bus-width conversion.




Figure 6: Dual-Port Block SelectRAM

Table 4 shows the depth and width aspect ratios for the block SelectRAM.

Table 4: Block SelectRAM Port Aspect Ratios

Width	Depth	ADDR Bus	Data Bus
1	4096	ADDR<11:0>	DATA<0>
2	2048	ADDR<10:0>	DATA<1:0>
4	1024	ADDR<9:0>	DATA<3:0>
8	512	ADDR<8:0>	DATA<7:0>
16	256	ADDR<7:0>	DATA<15:0>

The Virtex block SelectRAM also includes dedicated routing to provide an efficient interface with both CLBs and other block SelectRAMs. Refer to XAPP130 for block SelectRAM timing waveforms.

### **Programmable Routing Matrix**

It is the longest delay path that limits the speed of any worst-case design. Consequently, the Virtex routing architecture and its place-and-route software were defined in a single optimization process. This joint optimization minimizes long-path delays, and consequently, yields the best system performance.

The joint optimization also reduces design compilation times because the architecture is software-friendly. Design cycles are correspondingly reduced due to shorter design iteration times.




Figure 7: Virtex Local Routing

### Local Routing

The VersaBlock provides local routing resources, as shown in Figure 7, providing the following three types of connections.

- Interconnections among the LUTs, flip-flops, and GRM
- Internal CLB feedback paths that provide high-speed connections to LUTs within the same CLB, chaining them together with minimal routing delay
- Direct paths that provide high-speed connections between horizontally adjacent CLBs, eliminating the delay of the GRM.



#### General Purpose Routing

Most Virtex signals are routed on the general purpose routing, and consequently, the majority of interconnect resources are associated with this level of the routing hierarchy. The general routing resources are located in horizontal and vertical routing channels associated with the rows and columns CLBs. The general-purpose routing resources are listed below.

- Adjacent to each CLB is a General Routing Matrix (GRM). The GRM is the switch matrix through which horizontal and vertical routing resources connect, and is also the means by which the CLB gains access to the general purpose routing.
- 24 single-length lines route GRM signals to adjacent GRMs in each of the four directions.
- 12 buffered Hex lines route GRM signals to another GRMs six-blocks away in each one of the four directions. Organized in a staggered pattern, Hex lines can be driven only at their endpoints. Hex-line signals can be accessed either at the endpoints or at the midpoint (three blocks from the source). One third of the Hex lines are bidirectional, while the remaining ones are uni-directional.

 12 Longlines are buffered, bidirectional wires that distribute signals across the device quickly and efficiently. Vertical Longlines span the full height of the device, and horizontal ones span the full width of the device.

#### I/O Routing

Virtex devices have additional routing resources around their periphery that form an interface between the CLB array and the IOBs. This additional routing, called the VersaRing, facilitates pin-swapping and pin-locking, such that logic redesigns can adapt to existing PCB layouts. Time-to-market is reduced, since PCBs and other system components can be manufactured while the logic design is still in progress.

#### **Dedicated Routing**

Some classes of signal require dedicated routing resources to maximize performance. In the Virtex architecture, dedicated routing resources are provided for two classes of signal.

- Horizontal routing resources are provided for on-chip 3-state busses. Four partitionable bus lines are provided per CLB row, permitting multiple busses within a row, as shown in Figure 8.
- Two dedicated nets per CLB propagate carry signals vertically to the adjacent CLB.




Figure 8: BUFT Connections to Dedicated Horizontal Bus Lines

#### Global Routing

Global Routing resources distribute clocks and other signals with very high fanout throughout the device. Virtex devices include two tiers of global routing resources referred to as primary global and secondary local clock routing resources.

• The primary global routing resources are four dedicated global nets with dedicated input pins that are designed to distribute high-fanout clock signals with minimal skew. Each global clock net can drive all CLB, IOB, and block RAM clock pins. The primary global nets can only be driven by global buffers. There are four global buffers, one for each global net.  The secondary local clock routing resources consist of 24 backbone lines, 12 across the top of the chip and 12 across bottom. From these lines, up to 12 unique signals per column can be distributed via the 12 longlines in the column. These secondary resources are more flexible than the primary resources since they are not restricted to routing only to clock pins.

#### **Clock Distribution**

Virtex provides high-speed, low-skew clock distribution through the primary global routing resources described above. A typical clock distribution net is shown in Figure 9.

Four global buffers are provided, two at the top center of the device and two at the bottom center. These drive the four primary global nets that in turn drive any clock pin.




Figure 18: SelectMAP Write Abort Waveforms

#### Boundary-Scan Mode

In the boundary-scan mode, configuration is done through the IEEE 1149.1 Test Access Port. Note that the PROGRAM pin must be pulled High prior to reconfiguration. A Low on the PROGRAM pin resets the TAP controller and no JTAG operations can be performed.

Configuration through the TAP uses the CFG\_IN instruction. This instruction allows data input on TDI to be converted into data packets for the internal configuration bus.

The following steps are required to configure the FPGA through the boundary-scan port (when using TCK as a start-up clock).

- Load the CFG\_IN instruction into the boundary-scan instruction register (IR)
- 2. Enter the Shift-DR (SDR) state
- 3. Shift a configuration bitstream into TDI
- 4. Return to Run-Test-Idle (RTI)
- 5. Load the JSTART instruction into IR
- 6. Enter the SDR state
- 7. Clock TCK through the startup sequence
- 8. Return to RTI

Configuration and readback via the TAP is always available. The boundary-scan mode is selected by a <101> or 001> on the mode pins (M2, M1, M0). For details on TAP characteristics, refer to XAPP139.

## **Configuration Sequence**

The configuration of Virtex devices is a three-phase process. First, the configuration memory is cleared. Next, configuration data is loaded into the memory, and finally, the logic is activated by a start-up process.

Configuration is automatically initiated on power-up unless it is delayed by the user, as described below. The configuration process can also be initiated by asserting  $\overline{\mathsf{PROGRAM}}$ .

The end of the memory-clearing phase is signalled by INIT going High, and the completion of the entire process is signalled by DONE going High.

The power-up timing of configuration signals is shown in Figure 19. The corresponding timing characteristics are listed in Table 10.




Figure 19: Power-Up Timing Configuration Signals

Table 10: Power-up Timing Characteristics

Description	Symbol	Value	Units
Power-on Reset	T <sub>POR</sub>	2.0	ms, max
Program Latency	T <sub>PL</sub>	100.0	μs, max
CCLK (output) Delay	T <sub>ICCK</sub>	0.5	μs, min
		4.0	μs, max
Program Pulse Width	T <sub>PROGRAM</sub>	300	ns, min

#### **Delaying Configuration**

INIT can be held Low using an open-drain driver. An open-drain is required since INIT is a bidirectional open-drain pin that is held Low by the FPGA while the configuration memory is being cleared. Extending the time that the pin is Low causes the configuration sequencer to wait. Thus, configuration is delayed by preventing entry into the phase where data is loaded.

#### Start-Up Sequence

The default Start-up sequence is that one CCLK cycle after DONE goes High, the global 3-state signal (GTS) is released. This permits device outputs to turn on as necessary.

One CCLK cycle later, the Global Set/Reset (GSR) and Global Write Enable (GWE) signals are released. This permits the internal storage elements to begin changing state in response to the logic and the user clock.

The relative timing of these events can be changed. In addition, the GTS, GSR, and GWE events can be made dependent on the DONE pins of multiple devices all going High, forcing the devices to start in synchronism. The sequence can also be paused at any stage until lock has been achieved on any or all DLLs.



## **DC Characteristics Over Recommended Operating Conditions**

Symbol	Description	1	Device	Min	Max	Units
V <sub>DRINT</sub>	Data Retention V <sub>CCINT</sub> Voltage		All	2.0		V
21	(below which configuration data can be	e lost)				
$V_{\mathrm{DRIO}}$	Data Retention V <sub>CCO</sub> Voltage (below which configuration data can be	e lost)	All	1.2		V
I <sub>CCINTQ</sub>	Quiescent V <sub>CCINT</sub> supply current <sup>(1,3)</sup>		XCV50		50	mA
			XCV100		50	mA
			XCV150		50	mA
			XCV200		75	mA
			XCV300		75	mA
			XCV400		75	mA
			XCV600		100	mA
			XCV800		100	mA
			XCV1000		100	mA
Iccoq	Quiescent V <sub>CCO</sub> supply current <sup>(1)</sup>		XCV50		2	mA
			XCV100		2	mA
			XCV150		2	mA
			XCV200		2	mA
			XCV300		2	mA
			XCV400		2	mA
			XCV600		2	mA
			XCV800		2	mA
			XCV1000		2	mA
I <sub>REF</sub>	V <sub>REF</sub> current per V <sub>REF</sub> pin		All		20	μΑ
ΙL	Input or output leakage current		All	-10	+10	μΑ
C <sub>IN</sub>	Input capacitance (sample tested)	BGA, PQ, HQ, packages	All		8	pF
I <sub>RPU</sub>	Pad pull-up (when selected) @ V <sub>in</sub> = 0 tested)	V, V <sub>CCO</sub> = 3.3 V (sample	All	Note (2)	0.25	mA
I <sub>RPD</sub>	Pad pull-down (when selected) @ V <sub>in</sub> =	= 3.6 V (sample tested)		Note (2)	0.15	mA

#### Notes:

- 1. With no output current loads, no active input pull-up resistors, all I/O pins 3-stated and floating.
- 2. Internal pull-up and pull-down resistors guarantee valid logic levels at unconnected input pins. These pull-up and pull-down resistors do not guarantee valid logic levels when input pins are connected to other circuits.
- 3. Multiply I<sub>CCINTQ</sub> limit by two for industrial grade.



## **IOB Input Switching Characteristics Standard Adjustments**

			Speed Grade				
Description	Symbol	Standard <sup>(1)</sup>	Min	-6	-5	-4	Units
Data Input Delay Adjustments							
Standard-specific data input delay	T <sub>ILVTTL</sub>	LVTTL	0	0	0	0	ns
adjustments	T <sub>ILVCMOS2</sub>	LVCMOS2	-0.02	-0.04	-0.04	-0.05	ns
	T <sub>IPCI33_3</sub>	PCI, 33 MHz, 3.3 V	-0.05	-0.11	-0.12	-0.14	ns
	T <sub>IPCI33_5</sub>	PCI, 33 MHz, 5.0 V	0.13	0.25	0.28	0.33	ns
	T <sub>IPCI66_3</sub>	PCI, 66 MHz, 3.3 V	-0.05	-0.11	-0.12	-0.14	ns
	T <sub>IGTL</sub>	GTL	0.10	0.20	0.23	0.26	ns
	T <sub>IGTLP</sub>	GTL+	0.06	0.11	0.12	0.14	ns
	T <sub>IHSTL</sub>	HSTL	0.02	0.03	0.03	0.04	ns
	T <sub>ISSTL2</sub>	SSTL2	-0.04	-0.08	-0.09	-0.10	ns
	T <sub>ISSTL3</sub>	SSTL3	-0.02	-0.04	-0.05	-0.06	ns
	T <sub>ICTT</sub>	CTT	0.01	0.02	0.02	0.02	ns
	T <sub>IAGP</sub>	AGP	-0.03	-0.06	-0.07	-0.08	ns

#### Notes:

## **IOB Output Switching Characteristics**

Output delays terminating at a pad are specified for LVTTL with 12 mA drive and fast slew rate. For other standards, adjust the delays with the values shown in **IOB Output Switching Characteristics Standard Adjustments**, page 9.

		Speed Grade				
Description	Symbol	Min	-6	-5	-4	Units
Propagation Delays						
O input to Pad	T <sub>IOOP</sub>	1.2	2.9	3.2	3.5	ns, max
O input to Pad via transparent latch	T <sub>IOOLP</sub>	1.4	3.4	3.7	4.0	ns, max
3-State Delays		·				
T input to Pad high-impedance <sup>(1)</sup>	T <sub>IOTHZ</sub>	1.0	2.0	2.2	2.4	ns, max
T input to valid data on Pad	T <sub>IOTON</sub>	1.4	3.1	3.3	3.7	ns, max
T input to Pad high-impedance via transparent latch <sup>(1)</sup>	T <sub>IOTLPHZ</sub>	1.2	2.4	2.6	3.0	ns, max
T input to valid data on Pad via transparent latch	T <sub>IOTLPON</sub>	1.6	3.5	3.8	4.2	ns, max
GTS to Pad high impedance <sup>(1)</sup>	T <sub>GTS</sub>	2.5	4.9	5.5	6.3	ns, max
Sequential Delays			1	1		,
Clock CLK						
Minimum Pulse Width, High	T <sub>CH</sub>	0.8	1.5	1.7	2.0	ns, min
Minimum Pulse Width, Low	T <sub>CL</sub>	0.8	1.5	1.7	2.0	ns, min

<sup>1.</sup> Input timing for LVTTL is measured at 1.4 V. For other I/O standards, see Table 3.

## **Product Obsolete/Under Obsolescence**







Table 3: Virtex Pinout Tables (BGA) (Continued)

Pin Name	Device	BG256	BG352	BG432	BG560
V <sub>CCINT</sub> Notes:  Superset includes all pins, including the ones in bold type. Subset excludes pins in bold type.  In BG352, for XCV300 all the V <sub>CCINT</sub> pins in the superset must be connected. For XCV150/200, V <sub>CCINT</sub> pins in the subset must be connected, and pins in bold type can be left unconnected (these unconnected pins cannot be used as user I/O.)  In BG432, for XCV400/600/800 all V <sub>CCINT</sub> pins in the superset must be	XCV50/100	C10, D6, D15, F4, F17, L3, L18, R4, R17, U6, U15, V10	N/A	N/A	N/A
	XCV150/200/300	Same as above	A20, C14, D10, J24, K4, P2, P25, V24, W2, AC10, AE14, AE19, B16, D12, L1, L25, R23, T1, AF11, AF16	A10, A17, B23, C14, C19, K3, K29, N2, N29, T1, T29, W2, W31, AB2, AB30, AJ10, AJ16, AK13, AK19, AK22, B26, C7, F1, F30, AE29, AF1, AH8, AH24	N/A
connected. For XCV300, V <sub>CCINT</sub> pins in the subset must be connected, and pins in <b>bold</b> type can be left unconnected (these unconnected pins cannot be used as user I/O.)  In BG560, for XCV800/1000 all V <sub>CCINT</sub> pins in the superset must be connected. For XCV400/600, V <sub>CCINT</sub> pins in the subset must be connected, and pins in <b>bold</b> type can be left unconnected (these unconnected pins cannot be used as user I/O.)	XCV400/600/800/1000	N/A	N/A	Same as above	A21, B14, B18, B28, C24, E9, E12, F2, H30, J1, K32, N1, N33, U5, U30, Y2, Y31, AD2, AD32, AG3, AG31, AK8, AK11, AK17, AK20, AL14, AL27, AN25, B12, C22, M3, N29, AB2, AB32, AJ13, AL22
V <sub>CCO</sub> , Bank 0	All	D7, D8	A17, B25, D19	A21, C29, D21	A22, A26, A30, B19, B32
V <sub>CCO</sub> , Bank 1	All	D13, D14	A10, D7, D13	A1, A11, D11	A10, A16, B13, C3, E5
V <sub>CCO</sub> , Bank 2	All	G17, H17	B2, H4, K1	C3, L1, L4	B2, D1, H1, M1, R2
V <sub>CCO</sub> , Bank 3	All	N17, P17	P4, U1, Y4	AA1, AA4, AJ3	V1, AA2, AD1, AK1, AL2
V <sub>CCO</sub> , Bank 4	All	U13, U14	AC8, AE2, AF10	AH11, AL1, AL11	AM2, AM15, AN4, AN8, AN12
V <sub>CCO</sub> , Bank 5	All	U7, U8	AC14, AC20, AF17	AH21, AJ29, AL21	AL31, AM21, AN18, AN24, AN30
V <sub>CCO</sub> , Bank 6	All	N4, P4	U26, W23, AE25	AA28, AA31, AL31	W32, AB33, AF33, AK33, AM32



Table 3: Virtex Pinout Tables (BGA) (Continued)

Pin Name	Device	BG256	BG352	BG432	BG560
V <sub>CCO</sub> , Bank 7	All	G4, H4	G23, K26, N23	A31, L28, L31	C32, D33, K33, N32, T33
V <sub>REF</sub> , Bank 0	XCV50	A8, B4	N/A	N/A	N/A
(VREF pins are listed incrementally. Connect all	XCV100/150	+ A4	A16,C19, C21	N/A	N/A
pins listed for both the required device and all smaller devices listed in the	XCV200/300	+ A2	+ D21	B19, D22, D24, D26	N/A
same package.)	XCV400	N/A	N/A	+ C18	A19, D20,
Within each bank, if input					D26, E23, E27
reference voltage is not required, all V <sub>REF</sub> pins are	XCV600	N/A	N/A	+ C24	+ E24
general I/O.	XCV800	N/A	N/A	+ B21	+ E21
	XCV1000	N/A	N/A	N/A	+ D29
V <sub>REF</sub> , Bank 1	XCV50	A17, B12	N/A	N/A	N/A
(VREF pins are listed incrementally. Connect all	XCV100/150	+ B15	B6, C9, C12	N/A	N/A
pins listed for both the required device and all smaller devices listed in the	XCV200/300	+ B17	+ D6	A13, B7, C6, C10	N/A
same package.) Within each bank, if input reference voltage is not	XCV400	N/A	N/A	+ B15	A6, D7, D11, D16, E15
required, all V <sub>REF</sub> pins are	XCV600	N/A	N/A	+ D10	+ D10
general I/O.	XCV800	N/A	N/A	+ B12	+ D13
	XCV1000	N/A	N/A	N/A	+ E7
V <sub>REF</sub> , Bank 2	XCV50	C20, J18	N/A	N/A	N/A
(V <sub>REF</sub> pins are listed incrementally. Connect all pins listed for both the	XCV100/150	+ F19	E2, H2, M4	N/A	N/A
required device and all smaller devices listed in the same package.)  Within each bank, if input	XCV200/300	+ G18	+ D2	E2, G3, J2, N1	N/A
	XCV400	N/A	N/A	+ R3	G5, H4,
reference voltage is not					L5, P4, R1
required, all V <sub>REF</sub> pins are	XCV600	N/A	N/A	+ H1	+ K5
general I/O.	XCV800	N/A	N/A	+ M3	+ N5
	XCV1000	N/A	N/A	N/A	+ B3



Table 3: Virtex Pinout Tables (BGA) (Continued)

Pin Name	Device	BG256	BG352	BG432	BG560
V <sub>REF</sub> , Bank 7	XCV50	G3, H1	N/A	N/A	N/A
(V <sub>REF</sub> pins are listed	XCV100/150	+ D1	D26, G26,	N/A	N/A
incrementally. Connect all pins listed for both the			L26		
required device and all	XCV200/300	+ B2	+ E24	F28, F31,	N/A
smaller devices listed in the same package.)				J30, N30	
Within each bank, if input reference voltage is not required, all V <sub>REF</sub> pins are	XCV400	N/A	N/A	+ R31	E31, G31, K31, P31, T31
general I/O.	XCV600	N/A	N/A	+ J28	+ H32
	XCV800	N/A	N/A	+ M28	+ L33
	XCV1000	N/A	N/A	N/A	+ D31
GND	All	C3, C18, D4, D5, D9, D10, D11, D12, D16, D17, E4, E17, J4, J17, K4, K17, L4, L17, M4, M17, T4, T17, U4, U5, U9, U10, U11, U12, U16, U17, V3, V18	A1, A2, A5, A8, A14, A19, A22, A25, A26, B1, B26, E1, E26, H1, H26, N1, P26, W1, W26, AB1, AB26, AE1, AF2, AF5, AF8, AF13, AF19, AF22, AF25, AF26	A2, A3, A7, A9, A14, A18, A23, A25, A29, A30, B1, B2, B30, B31, C1, C31, D16, G1, G31, J1, J31, P1, P31, T4, T28, V1, V31, AC1, AC31, AE1, AE31, AH16, AJ1, AJ31, AK1, AK2, AK30, AK31, AL2, AL3, AL7, AL9 AL14, AL18 AL23, AL25, AL29, AL30	A1, A7, A12, A14, A18, A20, A24, A29, A32, A33, B1, B6, B9, B15, B23, B27, B31, C2, E1, F32, G2, G33, J32, K1, L2, M33, P1, P33, R32, T1, V33, W2, Y1, Y33, AB1, AC32, AD33, AE2, AG1, AG32, AH2, AJ33, AL32, AM3, AM7, AM11, AM19, AM25, AM28, AM33, AN1, AN2, AN5, AN10, AN14, AN16, AN20, AN22, AN27, AN33
GND <sup>(1)</sup>	All	J9, J10, J11, J12, K9, K10, K11, K12, L9, L10, L11, L12, M9, M10, M11, M12	N/A	N/A	N/A
No Connect	All	N/A	N/A	N/A	C31, AC2, AK4, AL3

#### Notes:

1. 16 extra balls (grounded) at package center.



Table 4: Virtex Pinout Tables (Fine-Pitch BGA) (Continued)

Pin Name	Device	FG256	FG456	FG676	FG680
V <sub>CCINT</sub>	All	C3, C14, D4, D13, E5, E12, M5, M12, N4, N13, P3, P14	E5, E18, F6, F17, G7, G8, G9, G14, G15, G16, H7, H16, J7, J16, P7, P16, R7, R16, T7, T8, T9, T14, T15, T16, U6, U17, V5, V18	G7, G20, H8, H19, J9, J10, J11, J16, J17, J18, K9, K18, L9, L18, T9, T18, U9, U18, V9, V10, V11, V16, V17, V18, W8, W19, Y7, Y20	AD5, AD35, AE5, AE35, AL5, AL35, AM5, AM35, AR8, AR9, AR15, AR16, AR24, AR25, AR31, AR32, E8, E9, E15, E16, E24, E25, E31, E32, H5, H35, J5, J35, R5, R35, T5, T35
V <sub>CCO</sub> , Bank 0	All	E8, F8	F7, F8, F9, F10 G10, G11	H9, H10, H11, H12, J12, J13	E26, E27, E29, E30, E33, E34
V <sub>CCO</sub> , Bank 1	All	E9, F9	F13, F14, F15, F16, G12, G13	H15, H16, H17, H18, J14, J15	E6, E7, E10, E11, E13, E14
V <sub>CCO</sub> , Bank 2	All	H11, H12	G17, H17, J17, K16, K17, L16	J19, K19, L19, M18, M19, N18	F5, G5, K5, L5, N5, P5
V <sub>CCO</sub> , Bank 3	All	J11, J12	M16, N16, N17, P17, R17, T17	P18, R18, R19, T19, U19, V19	AF5, AG5, AN5, AK5, AJ5, AP5
V <sub>CCO</sub> , Bank 4	All	L9. M9	T12, T13, U13, U14, U15, U16,	V14, V15, W15, W16, W17, W18	AR6, AR7, AR10, AR11, AR13, AR14
V <sub>CCO</sub> , Bank 5	All	L8, M8	T10, T11, U7, U8, U9, U10	V12, V13, W9,W10, W11, W12	AR26, AR27, AR29, AR30, AR33, AR34
V <sub>CCO</sub> , Bank 6	All	J5, J6	M7, N6, N7, P6, R6, T6	P9, R8, R9, T8, U8, V8	AF35, AG35, AJ35, AK35, AN35, AP35
V <sub>CCO</sub> , Bank 7	All	H5, H6	G6, H6, J6, K6, K7, L7	J8, K8, L8, M8, M9, N9	F35, G35, K35, L35, N35, P35
V <sub>REF</sub> Bank 0	XCV50	B4, B7	N/A	N/A	N/A
(VREF pins are listed incrementally. Connect all pins listed for both the required device and all smaller devices listed in the same package.)  Within each bank, if	XCV100/150	+ C6	A9, C6, E8	N/A	N/A
	XCV200/300	+ A3	+ B4	N/A	N/A
	XCV400	N/A	N/A	A12, C11, D6, E8, G10	
	XCV600	N/A	N/A	+ B7	A33, B28, B30, C23, C24, D33
input reference voltage	XCV800	N/A	N/A	+ B10	+ A26
is not required, all V <sub>REF</sub> pins are general I/O.	XCV1000	N/A	N/A	N/A	+ D34



Table 4: Virtex Pinout Tables (Fine-Pitch BGA) (Continued)

Pin Name	Device	FG256	FG456	FG676	FG680
V <sub>REF</sub> Bank 1	XCV50	B9, C11	N/A	N/A	N/A
(VREF pins are listed incrementally. Connect all pins listed for both the required device and all smaller devices listed in the same package.)	XCV100/150	+ E11	A18, B13, E14	N/A	N/A
	XCV200/300	+ A14	+ A19	N/A	N/A
	XCV400	N/A	N/A	A14, C20, C21, D15, G16	N/A
	XCV600	N/A	N/A	+ B19	B6, B8, B18, D11, D13, D17
Within each bank, if input reference voltage	XCV800	N/A	N/A	+ A17	+ B14
is not required, all V <sub>REF</sub> pins are general I/O.	XCV1000	N/A	N/A	N/A	+ B5
V <sub>REF</sub> , Bank 2	XCV50	F13, H13	N/A	N/A	N/A
(V <sub>REF</sub> pins are listed	XCV100/150	+ F14	F21, H18, K21	N/A	N/A
incrementally. Connect all pins listed for both	XCV200/300	+ E13	+ D22	N/A	N/A
the required device and all smaller devices listed in the same package.) Within each bank, if	XCV400	N/A	N/A	F24, H23, K20, M23, M26	N/A
	XCV600	N/A	N/A	+ G26	G1, H4, J1, L2, V5, W3
input reference voltage	XCV800	N/A	N/A	+ K25	+ N1
is not required, all V <sub>REF</sub> pins are general I/O.	XCV1000	N/A	N/A	N/A	+ D2
V <sub>REF</sub> , Bank 3	XCV50	K16, L14	N/A	N/A	N/A
(V <sub>REF</sub> pins are listed	XCV100/150	+ L13	N21, R19, U21	N/A	N/A
incrementally. Connect all pins listed for both the required device and all smaller devices listed in the same package.)  Within each bank, if input reference voltage is not required, all V <sub>REF</sub> pins are general I/O.	XCV200/300	+ M13	+ U20	N/A	N/A
	XCV400	N/A	N/A	R23, R25, U21, W22, W23	N/A
	XCV600	N/A	N/A	+ W26	AC1, AJ2, AK3, AL4, AR1, Y1
	XCV800	N/A	N/A	+ U25	+ AF3
	XCV1000	N/A	N/A	N/A	+ AP4



## **Pinout Diagrams**

The following diagrams, CS144 Pin Function Diagram, page 17 through FG680 Pin Function Diagram, page 27, illustrate the locations of special-purpose pins on Virtex FPGAs. Table 5 lists the symbols used in these diagrams. The diagrams also show I/O-bank boundaries.

Table 5: Pinout Diagram Symbols

Symbol	Pin Function
*	General I/O
*	Device-dependent general I/O, n/c on smaller devices
V	V <sub>CCINT</sub>
V	Device-dependent V <sub>CCINT</sub> , n/c on smaller devices
0	V <sub>CCO</sub>
R	V <sub>REF</sub>
r	Device-dependent V <sub>REF</sub> remains I/O on smaller devices
G	Ground
Ø, 1, 2, 3	Global Clocks

Table 5: Pinout Diagram Symbols (Continued)

Symbol	Pin Function		
<b>0</b> , <b>0</b> , <b>2</b>	M0, M1, M2		
(0), (1), (2), (3), (4), (5), (6), (7)	D0/DIN, D1, D2, D3, D4, D5, D6, D7		
В	DOUT/BUSY		
D	DONE		
Р	PROGRAM		
I	INIT		
K	CCLK		
W	WRITE		
S	<u>CS</u>		
Т	Boundary-scan Test Access Port		
+	Temperature diode, anode		
_	Temperature diode, cathode		
n	No connect		

## **CS144 Pin Function Diagram**




Figure 1: CS144 Pin Function Diagram



## **TQ144 Pin Function Diagram**




Figure 2: TQ144 Pin Function Diagram



### **BG256 Pin Function Diagram**





Figure 4: BG256 Pin Function Diagram



## **BG432 Pin Function Diagram**




DS003\_21\_100300

Figure 6: BG432 Pin Function Diagram



## **FG456 Pin Function Diagram**



(Top view)

Figure 9: FG456 Pin Function Diagram

#### Notes:

Packages FG456 and FG676 are layout compatible.