



Welcome to **E-XFL.COM** 

# Understanding <u>Embedded - FPGAs (Field Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

| Details                        |  |
|--------------------------------|--|
| Product Status                 | Obsolete   |
| Number of LABs/CLBs            | 3456   |
| Number of Logic Elements/Cells | 15552  |
| Total RAM Bits                 | 98304  |
| Number of I/O                  | 404  |
| Number of Gates                | 661111   |
| Voltage - Supply               | 2.375V ~ 2.625V  |
| Mounting Type                  | Surface Mount  |
| Operating Temperature          | 0°C ~ 85°C (TJ)  |
| Package / Case                 | 560-LBGA Exposed Pad, Metal                                |
| Supplier Device Package        | 560-MBGA (42.5x42.5)                                       |
| Purchase URL                   | https://www.e-xfl.com/product-detail/xilinx/xcv600-5bg560c |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



## Virtex Device/Package Combinations and Maximum I/O

Table 3: Virtex Family Maximum User I/O by Device/Package (Excluding Dedicated Clock Pins)

| Package | XCV50 | XCV100 | XCV150 | XCV200 | XCV300 | XCV400 | XCV600 | XCV800 | XCV1000 |
|---------|-------|--------|--------|--------|--------|--------|--------|--------|---------|
| CS144   | 94    | 94     |        |        |        |        |        |        |         |
| TQ144   | 98    | 98     |        |        |        |        |        |        |         |
| PQ240   | 166   | 166    | 166    | 166    | 166    |        |        |        |         |
| HQ240   |       |        |        |        |        | 166    | 166    | 166    |         |
| BG256   | 180   | 180    | 180    | 180    |        |        |        |        |         |
| BG352   |       |        | 260    | 260    | 260    |        |        |        |         |
| BG432   |       |        |        |        | 316    | 316    | 316    | 316    |         |
| BG560   |       |        |        |        |        | 404    | 404    | 404    | 404     |
| FG256   | 176   | 176    | 176    | 176    |        |        |        |        |         |
| FG456   |       |        | 260    | 284    | 312    |        |        |        |         |
| FG676   |       |        |        |        |        | 404    | 444    | 444    |         |
| FG680   |       |        |        |        |        |        | 512    | 512    | 512     |

## **Virtex Ordering Information**




Figure 1: Virtex Ordering Information






Figure 2: Virtex Input/Output Block (IOB)

Table 1: Supported Select I/O Standards

| I/O Standard       | Input Reference<br>Voltage (V <sub>REF</sub> ) | Output Source<br>Voltage (V <sub>CCO</sub> ) | Board Termination<br>Voltage (V <sub>TT</sub> ) | 5 V Tolerant |
|--------------------|--|--|---|--------------|
| LVTTL 2 – 24 mA    | N/A  | 3.3  | N/A   | Yes          |
| LVCMOS2            | N/A  | 2.5  | N/A   | Yes          |
| PCI, 5 V           | N/A  | 3.3  | N/A   | Yes          |
| PCI, 3.3 V         | N/A  | 3.3  | N/A   | No           |
| GTL                | 0.8  | N/A  | 1.2   | No           |
| GTL+               | 1.0  | N/A  | 1.5   | No           |
| HSTL Class I       | 0.75   | 1.5  | 0.75  | No           |
| HSTL Class III     | 0.9  | 1.5  | 1.5   | No           |
| HSTL Class IV      | 0.9  | 1.5  | 1.5   | No           |
| SSTL3 Class I &II  | 1.5  | 3.3  | 1.5   | No           |
| SSTL2 Class I & II | 1.25   | 2.5  | 1.25  | No           |
| CTT                | 1.5  | 3.3  | 1.5   | No           |
| AGP                | 1.32   | 3.3  | N/A   | No           |



more I/O pins convert to  $V_{REF}$  pins. Since these are always a superset of the  $V_{REF}$  pins used for smaller devices, it is possible to design a PCB that permits migration to a larger device if necessary. All the  $V_{REF}$  pins for the largest device anticipated must be connected to the  $V_{REF}$  voltage, and not used for I/O.

In smaller devices, some  $V_{CCO}$  pins used in larger devices do not connect within the package. These unconnected pins can be left unconnected externally, or can be connected to the  $V_{CCO}$  voltage to permit migration to a larger device if necessary.

In TQ144 and PQ/HQ240 packages, all  $V_{CCO}$  pins are bonded together internally, and consequently the same  $V_{CCO}$  voltage must be connected to all of them. In the CS144 package, bank pairs that share a side are interconnected internally, permitting four choices for  $V_{CCO}$ . In both cases, the  $V_{REF}$  pins remain internally connected as eight banks, and can be used as described previously.

### **Configurable Logic Block**

The basic building block of the Virtex CLB is the logic cell (LC). An LC includes a 4-input function generator, carry logic, and a storage element. The output from the function generator in each LC drives both the CLB output and the D input of the flip-flop. Each Virtex CLB contains four LCs, organized in two similar slices, as shown in Figure 4.

Figure 5 shows a more detailed view of a single slice.

In addition to the four basic LCs, the Virtex CLB contains logic that combines function generators to provide functions

of five or six inputs. Consequently, when estimating the number of system gates provided by a given device, each CLB counts as 4.5 LCs.

### Look-Up Tables

Virtex function generators are implemented as 4-input look-up tables (LUTs). In addition to operating as a function generator, each LUT can provide a 16 x 1-bit synchronous RAM. Furthermore, the two LUTs within a slice can be combined to create a 16 x 2-bit or 32 x 1-bit synchronous RAM, or a 16x1-bit dual-port synchronous RAM.

The Virtex LUT can also provide a 16-bit shift register that is ideal for capturing high-speed or burst-mode data. This mode can also be used to store data in applications such as Digital Signal Processing.

### Storage Elements

The storage elements in the Virtex slice can be configured either as edge-triggered D-type flip-flops or as level-sensitive latches. The D inputs can be driven either by the function generators within the slice or directly from slice inputs, bypassing the function generators.

In addition to Clock and Clock Enable signals, each Slice has synchronous set and reset signals (SR and BY). SR forces a storage element into the initialization state specified for it in the configuration. BY forces it into the opposite state. Alternatively, these signals can be configured to operate asynchronously. All of the control signals are independently invertible, and are shared by the two flip-flops within the slice.




Figure 4: 2-Slice Virtex CLB



### General Purpose Routing

Most Virtex signals are routed on the general purpose routing, and consequently, the majority of interconnect resources are associated with this level of the routing hierarchy. The general routing resources are located in horizontal and vertical routing channels associated with the rows and columns CLBs. The general-purpose routing resources are listed below.

- Adjacent to each CLB is a General Routing Matrix (GRM). The GRM is the switch matrix through which horizontal and vertical routing resources connect, and is also the means by which the CLB gains access to the general purpose routing.
- 24 single-length lines route GRM signals to adjacent GRMs in each of the four directions.
- 12 buffered Hex lines route GRM signals to another GRMs six-blocks away in each one of the four directions. Organized in a staggered pattern, Hex lines can be driven only at their endpoints. Hex-line signals can be accessed either at the endpoints or at the midpoint (three blocks from the source). One third of the Hex lines are bidirectional, while the remaining ones are uni-directional.

 12 Longlines are buffered, bidirectional wires that distribute signals across the device quickly and efficiently. Vertical Longlines span the full height of the device, and horizontal ones span the full width of the device.

### I/O Routing

Virtex devices have additional routing resources around their periphery that form an interface between the CLB array and the IOBs. This additional routing, called the VersaRing, facilitates pin-swapping and pin-locking, such that logic redesigns can adapt to existing PCB layouts. Time-to-market is reduced, since PCBs and other system components can be manufactured while the logic design is still in progress.

### **Dedicated Routing**

Some classes of signal require dedicated routing resources to maximize performance. In the Virtex architecture, dedicated routing resources are provided for two classes of signal.

- Horizontal routing resources are provided for on-chip 3-state busses. Four partitionable bus lines are provided per CLB row, permitting multiple busses within a row, as shown in Figure 8.
- Two dedicated nets per CLB propagate carry signals vertically to the adjacent CLB.




Figure 8: BUFT Connections to Dedicated Horizontal Bus Lines

#### Global Routing

Global Routing resources distribute clocks and other signals with very high fanout throughout the device. Virtex devices include two tiers of global routing resources referred to as primary global and secondary local clock routing resources.

• The primary global routing resources are four dedicated global nets with dedicated input pins that are designed to distribute high-fanout clock signals with minimal skew. Each global clock net can drive all CLB, IOB, and block RAM clock pins. The primary global nets can only be driven by global buffers. There are four global buffers, one for each global net.  The secondary local clock routing resources consist of 24 backbone lines, 12 across the top of the chip and 12 across bottom. From these lines, up to 12 unique signals per column can be distributed via the 12 longlines in the column. These secondary resources are more flexible than the primary resources since they are not restricted to routing only to clock pins.

#### **Clock Distribution**

Virtex provides high-speed, low-skew clock distribution through the primary global routing resources described above. A typical clock distribution net is shown in Figure 9.

Four global buffers are provided, two at the top center of the device and two at the bottom center. These drive the four primary global nets that in turn drive any clock pin.



In addition to the test instructions outlined above, the boundary-scan circuitry can be used to configure the FPGA, and also to read back the configuration data.

Figure 10 is a diagram of the Virtex Series boundary scan logic. It includes three bits of Data Register per IOB, the IEEE 1149.1 Test Access Port controller, and the Instruction Register with decodes.

#### Instruction Set

The Virtex Series boundary scan instruction set also includes instructions to configure the device and read back configuration data (CFG\_IN, CFG\_OUT, and JSTART). The complete instruction set is coded as shown in Table 5.

### Data Registers

The primary data register is the boundary scan register. For each IOB pin in the FPGA, bonded or not, it includes three bits for In, Out, and 3-State Control. Non-IOB pins have appropriate partial bit population if input-only or output-only. Each EXTEST CAPTURED-OR state captures all In, Out, and 3-state pins.

The other standard data register is the single flip-flop BYPASS register. It synchronizes data being passed through the FPGA to the next downstream boundary scan device.

The FPGA supports up to two additional internal scan chains that can be specified using the BSCAN macro. The macro provides two user pins (SEL1 and SEL2) which are decodes of the USER1 and USER2 instructions respectively. For these instructions, two corresponding pins (TDO1 and TDO2) allow user scan data to be shifted out of TDO.

Likewise, there are individual clock pins (DRCK1 and DRCK2) for each user register. There is a common input pin (TDI) and shared output pins that represent the state of the TAP controller (RESET, SHIFT, and UPDATE).

#### Bit Sequence

The order within each IOB is: In, Out, 3-State. The input-only pins contribute only the In bit to the boundary scan I/O data register, while the output-only pins contributes all three bits.

From a cavity-up view of the chip (as shown in EPIC), starting in the upper right chip corner, the boundary scan data-register bits are ordered as shown in Figure 11.

BSDL (Boundary Scan Description Language) files for Virtex Series devices are available on the Xilinx web site in the File Download area.




Figure 10: Virtex Series Boundary Scan Logic



ers with a common user interface regardless of their choice of entry and verification tools. The XDM software simplifies the selection of implementation options with pull-down menus and on-line help.

Application programs ranging from schematic capture to Placement and Routing (PAR) can be accessed through the XDM software. The program command sequence is generated prior to execution, and stored for documentation.

Several advanced software features facilitate Virtex design. RPMs, for example, are schematic-based macros with relative location constraints to guide their placement. They help ensure optimal implementation of common functions.

For HDL design entry, the Xilinx FPGA Foundation development system provides interfaces to the following synthesis design environments.

- Synopsys (FPGA Compiler, FPGA Express)
- Exemplar (Spectrum)
- Synplicity (Synplify)

For schematic design entry, the Xilinx FPGA Foundation and alliance development system provides interfaces to the following schematic-capture design environments.

- Mentor Graphics V8 (Design Architect, QuickSim II)
- Viewlogic Systems (Viewdraw)

Third-party vendors support many other environments.

A standard interface-file specification, Electronic Design Interchange Format (EDIF), simplifies file transfers into and out of the development system.

Virtex FPGAs supported by a unified library of standard functions. This library contains over 400 primitives and macros, ranging from 2-input AND gates to 16-bit accumulators, and includes arithmetic functions, comparators, counters, data registers, decoders, encoders, I/O functions, latches, Boolean functions, multiplexers, shift registers, and barrel shifters.

The "soft macro" portion of the library contains detailed descriptions of common logic functions, but does not contain any partitioning or placement information. The performance of these macros depends, therefore, on the partitioning and placement obtained during implementation.

RPMs, on the other hand, do contain predetermined partitioning and placement information that permits optimal implementation of these functions. Users can create their own library of soft macros or RPMs based on the macros and primitives in the standard library.

The design environment supports hierarchical design entry, with high-level schematics that comprise major functional blocks, while lower-level schematics define the logic in these blocks. These hierarchical design elements are automatically combined by the implementation tools. Different design entry tools can be combined within a hierarchical

design, thus allowing the most convenient entry method to be used for each portion of the design.

## **Design Implementation**

The place-and-route tools (PAR) automatically provide the implementation flow described in this section. The partitioner takes the EDIF net list for the design and maps the logic into the architectural resources of the FPGA (CLBs and IOBs, for example). The placer then determines the best locations for these blocks based on their interconnections and the desired performance. Finally, the router interconnects the blocks.

The PAR algorithms support fully automatic implementation of most designs. For demanding applications, however, the user can exercise various degrees of control over the process. User partitioning, placement, and routing information is optionally specified during the design-entry process. The implementation of highly structured designs can benefit greatly from basic floor planning.

The implementation software incorporates Timing Wizard® timing-driven placement and routing. Designers specify timing requirements along entire paths during design entry. The timing path analysis routines in PAR then recognize these user-specified requirements and accommodate them.

Timing requirements are entered on a schematic in a form directly relating to the system requirements, such as the targeted clock frequency, or the maximum allowable delay between two registers. In this way, the overall performance of the system along entire signal paths is automatically tailored to user-generated specifications. Specific timing information for individual nets is unnecessary.

### **Design Verification**

In addition to conventional software simulation, FPGA users can use in-circuit debugging techniques. Because Xilinx devices are infinitely reprogrammable, designs can be verified in real time without the need for extensive sets of software simulation vectors.

The development system supports both software simulation and in-circuit debugging techniques. For simulation, the system extracts the post-layout timing information from the design database, and back-annotates this information into the net list for use by the simulator. Alternatively, the user can verify timing-critical portions of the design using the TRACE® static timing analyzer.

For in-circuit debugging, the development system includes a download and readback cable. This cable connects the FPGA in the target system to a PC or workstation. After downloading the design into the FPGA, the designer can single-step the logic, readback the contents of the flip-flops, and so observe the internal logic state. Simple modifications can be downloaded into the system in a matter of minutes.



# **Configuration**

Virtex devices are configured by loading configuration data into the internal configuration memory. Some of the pins used for this are dedicated configuration pins, while others can be re-used as general purpose inputs and outputs once configuration is complete.

The following are dedicated pins:

- Mode pins (M2, M1, M0)
- Configuration clock pin (CCLK)
- PROGRAM pin
- DONE pin
- Boundary-scan pins (TDI, TDO, TMS, TCK)

Depending on the configuration mode chosen, CCLK can be an output generated by the FPGA, or it can be generated externally and provided to the FPGA as an input. The PROGRAM pin must be pulled High prior to reconfiguration.

Note that some configuration pins can act as outputs. For correct operation, these pins can require a  $V_{CCO}$  of 3.3 V to permit LVTTL operation. All the pins affected are in banks 2 or 3. The configuration pins needed for SelectMap (CS, Write) are located in bank 1.

After Virtex devices are configured, unused IOBs function as 3-state OBUFTs with weak pull downs. For a more detailed description than that given below, see the XAPP138, Virtex Configuration and Readback.

### **Configuration Modes**

Virtex supports the following four configuration modes.

- Slave-serial mode
- Master-serial mode
- SelectMAP mode
- · Boundary-scan mode

The Configuration mode pins (M2, M1, M0) select among these configuration modes with the option in each case of having the IOB pins either pulled up or left floating prior to configuration. The selection codes are listed in Table 7.

Configuration through the boundary-scan port is always available, independent of the mode selection. Selecting the boundary-scan mode simply turns off the other modes. The three mode pins have internal pull-up resistors, and default to a logic High if left unconnected. However, it is recommended to drive the configuration mode pins externally.

Table 7: Configuration Codes

| Configuration Mode | M2 | M1 | МО | <b>CCLK Direction</b> | Data Width | Serial D <sub>out</sub> | Configuration Pull-ups |
|--------------------|----|----|----|-----------------------|------------|-------------------------|------------------------|
| Master-serial mode | 0  | 0  | 0  | Out                   | 1          | Yes                     | No                     |
| Boundary-scan mode | 1  | 0  | 1  | N/A                   | 1          | No                      | No                     |
| SelectMAP mode     | 1  | 1  | 0  | In                    | 8          | No                      | No                     |
| Slave-serial mode  | 1  | 1  | 1  | In                    | 1          | Yes                     | No                     |
| Master-serial mode | 1  | 0  | 0  | Out                   | 1          | Yes                     | Yes                    |
| Boundary-scan mode | 0  | 0  | 1  | N/A                   | 1          | No                      | Yes                    |
| SelectMAP mode     | 0  | 1  | 0  | In                    | 8          | No                      | Yes                    |
| Slave-serial mode  | 0  | 1  | 1  | In                    | 1          | Yes                     | Yes                    |

### Slave-Serial Mode

In slave-serial mode, the FPGA receives configuration data in bit-serial form from a serial PROM or other source of serial configuration data. The serial bitstream must be setup at the DIN input pin a short time before each rising edge of an externally generated CCLK.

For more information on serial PROMs, see the PROM data sheet at:

http://www.xilinx.com/bvdocs/publications/ds026.pdf.

Multiple FPGAs can be daisy-chained for configuration from a single source. After a particular FPGA has been configured, the data for the next device is routed to the DOUT pin. The data on the DOUT pin changes on the rising edge of CCLK.

The change of DOUT on the rising edge of CCLK differs from previous families, but does not cause a problem for

mixed configuration chains. This change was made to improve serial configuration rates for Virtex-only chains.

Figure 12 shows a full master/slave system. A Virtex device in slave-serial mode should be connected as shown in the third device from the left.

Slave-serial mode is selected by applying <111> or <011> to the mode pins (M2, M1, M0). A weak pull-up on the mode pins makes slave-serial the default mode if the pins are left unconnected. However, it is recommended to drive the configuration mode pins externally. Figure 13 shows slave-serial mode programming switching characteristics.

Table 8 provides more detail about the characteristics shown in Figure 13. Configuration must be delayed until the INIT pins of all daisy-chained FPGAs are High.




Figure 15: Serial Configuration Flowchart

After configuration, the pins of the SelectMAP port can be used as additional user I/O. Alternatively, the port can be retained to permit high-speed 8-bit readback.

Retention of the SelectMAP port is selectable on a design-by-design basis when the bitstream is generated. If retention is selected, PROHIBIT constraints are required to prevent the SelectMAP-port pins from being used as user I/O.

Multiple Virtex FPGAs can be configured using the Select-MAP mode, and be made to start-up simultaneously. To configure multiple devices in this way, wire the individual CCLK, Data,  $\overline{\text{WRITE}}$ , and BUSY pins of all the devices in parallel. The individual devices are loaded separately by asserting the  $\overline{\text{CS}}$  pin of each device in turn and writing the appropriate data. see Table 9 for SelectMAP Write Timing Characteristics.

Table 9: SelectMAP Write Timing Characteristics

|      | Description                         |     | Symbol                                   |           | Units    |
|------|-------------------------------------|-----|--|-----------|----------|
|      | D <sub>0-7</sub> Setup/Hold         | 1/2 | T <sub>SMDCC</sub> /T <sub>SMCCD</sub>   | 5.0 / 1.7 | ns, min  |
|      | CS Setup/Hold                       | 3/4 | T <sub>SMCSCC</sub> /T <sub>SMCCCS</sub> | 7.0 / 1.7 | ns, min  |
| CCLK | WRITE Setup/Hold                    | 5/6 | T <sub>SMCCW</sub> /T <sub>SMWCC</sub>   | 7.0 / 1.7 | ns, min  |
| COLK | BUSY Propagation Delay              | 7   | T <sub>SMCKBY</sub>                      | 12.0      | ns, max  |
|      | Maximum Frequency                   |     | F <sub>CC</sub>                          | 66        | MHz, max |
|      | Maximum Frequency with no handshake |     | F <sub>CCNH</sub>                        | 50        | MHz, max |

### Write

Write operations send packets of configuration data into the FPGA. The sequence of operations for a multi-cycle write operation is shown below. Note that a configuration packet can be split into many such sequences. The packet does not have to complete within one assertion of  $\overline{CS}$ , illustrated in Figure 16.

- 1. Assert WRITE and CS Low. Note that when CS is asserted on successive CCLKs, WRITE must remain either asserted or de-asserted. Otherwise an abort will be initiated, as described below.
- 2. Drive data onto D[7:0]. Note that to avoid contention, the data source should not be enabled while  $\overline{CS}$  is Low and  $\overline{WRITE}$  is High. Similarly, while  $\overline{WRITE}$  is High, no more that one  $\overline{CS}$  should be asserted.



### **Data Stream Format**

Virtex devices are configured by sequentially loading frames of data. Table 11 lists the total number of bits required to configure each device. For more detailed information, see application note XAPP151 "Virtex Configuration Architecture Advanced Users Guide".

Table 11: Virtex Bit-Stream Lengths

| Device  | # of Configuration Bits |
|---------|-------------------------|
| XCV50   | 559,200                 |
| XCV100  | 781,216                 |
| XCV150  | 1,040,096               |
| XCV200  | 1,335,840               |
| XCV300  | 1,751,808               |
| XCV400  | 2,546,048               |
| XCV600  | 3,607,968               |
| XCV800  | 4,715,616               |
| XCV1000 | 6,127,744               |

## Readback

The configuration data stored in the Virtex configuration memory can be readback for verification. Along with the configuration data it is possible to readback the contents all flip-flops/latches, LUTRAMs, and block RAMs. This capability is used for real-time debugging.

For more detailed information, see Application Note XAPP138: *Virtex FPGA Series Configuration and Readback*, available online at <a href="https://www.xilinx.com">www.xilinx.com</a>.

# **Revision History**

| Date  | Version | Revision   |
|-------|---------|--|
| 11/98 | 1.0     | Initial Xilinx release.  |
| 01/99 | 1.2     | Updated package drawings and specs.  |
| 02/99 | 1.3     | Update of package drawings, updated specifications.  |
| 05/99 | 1.4     | Addition of package drawings and specifications.   |
| 05/99 | 1.5     | Replaced FG 676 & FG680 package drawings.  |
| 07/99 | 1.6     | Changed Boundary Scan Information and changed Figure 11, Boundary Scan Bit Sequence. Updated IOB Input & Output delays. Added Capacitance info for different I/O Standards. Added 5 V tolerant information. Added DLL Parameters and waveforms and new Pin-to-pin Input and Output Parameter tables for Global Clock Input to Output and Setup and Hold. Changed Configuration Information including Figures 12, 14, 17 & 19. Added device-dependent listings for quiescent currents ICCINTQ and ICCOQ. Updated IOB Input and Output Delays based on default standard of LVTTL, 12 mA, Fast Slew Rate. Added IOB Input Switching Characteristics Standard Adjustments. |
| 09/99 | 1.7     | Speed grade update to preliminary status, Power-on specification and Clock-to-Out Minimums additions, "0" hold time listing explanation, quiescent current listing update, and Figure 6 ADDRA input label correction. Added T <sub>IJITCC</sub> parameter, changed T <sub>OJIT</sub> to T <sub>OPHASE</sub> .  |
| 01/00 | 1.8     | Update to speed.txt file 1.96. Corrections for CRs 111036,111137, 112697, 115479, 117153, 117154, and 117612. Modified notes for Recommended Operating Conditions (voltage and temperature). Changed Bank information for V <sub>CCO</sub> in CS144 package on p.43.   |



| Date     | Version | Revision  |
|----------|---------|---|
| 01/00    | 1.9     | Updated DLL Jitter Parameter table and waveforms, added Delay Measurement Methodology table for different I/O standards, changed buffered Hex line info and Input/Output Timing measurement notes.  |
| 03/00    | 2.0     | New TBCKO values; corrected FG680 package connection drawing; new note about status of CCLK pin after configuration.  |
| 05/00    | 2.1     | Modified "Pins not listed" statement. Speed grade update to Final status.   |
| 05/00    | 2.2     | Modified Table 18.  |
| 09/00    | 2.3     | <ul> <li>Added XCV400 values to table under Minimum Clock-to-Out for Virtex Devices.</li> <li>Corrected Units column in table under IOB Input Switching Characteristics.</li> <li>Added values to table under CLB SelectRAM Switching Characteristics.</li> </ul> |
| 10/00    | 2.4     | <ul> <li>Corrected Pinout information for devices in the BG256, BG432, and BG560 packages in Table 18.</li> <li>Corrected BG256 Pin Function Diagram.</li> </ul>  |
| 04/01    | 2.5     | <ul> <li>Revised minimums for Global Clock Set-Up and Hold for LVTTL Standard, with DLL.</li> <li>Updated SelectMAP Write Timing Characteristics values in Table 9.</li> <li>Converted file to modularized format. See the Virtex Data Sheet section.</li> </ul>  |
| 07/19/01 | 2.6     | Made minor edits to text under Configuration.   |
| 07/19/02 | 2.7     | Made minor edit to Figure 16 and Figure 18.   |
| 09/10/02 | 2.8     | Added clarifications in the Configuration, Boundary-Scan Mode, and Block SelectRAM sections. Revised Figure 17.   |
| 12/09/02 | 2.8.1   | <ul> <li>Added clarification in the Boundary Scan section.</li> <li>Corrected number of buffered Hex lines listed in General Purpose Routing section.</li> </ul>  |
| 03/01/13 | 4.0     | The products listed in this data sheet are obsolete. See XCN10016 for further information.  |

## **Virtex Data Sheet**

The Virtex Data Sheet contains the following modules:

- DS003-1, Virtex 2.5V FPGAs: Introduction and Ordering Information (Module 1)
- DS003-2, Virtex 2.5V FPGAs: Functional Description (Module 2)

- DS003-3, Virtex 2.5V FPGAs:
   DC and Switching Characteristics (Module 3)
- DS003-4, Virtex 2.5V FPGAs: Pinout Tables (Module 4)



## **Virtex DC Characteristics**

## **Absolute Maximum Ratings**

| Symbol             | Description <sup>(1)</sup>                      |                        |             | Units |
|--------------------|---|------------------------|-------------|-------|
| V <sub>CCINT</sub> | Supply voltage relative to GND <sup>(2)</sup>   |                        | -0.5 to 3.0 | V     |
| V <sub>CCO</sub>   | Supply voltage relative to GND <sup>(2)</sup>   |                        | -0.5 to 4.0 | V     |
| V <sub>REF</sub>   | Input Reference Voltage                         | -0.5 to 3.6            | V           |       |
| V                  | Input voltage relative to GND <sup>(3)</sup>    | Using V <sub>REF</sub> | -0.5 to 3.6 | V     |
| V <sub>IN</sub>    |   | Internal threshold     | -0.5 to 5.5 | V     |
| V <sub>TS</sub>    | Voltage applied to 3-state output               |                        | -0.5 to 5.5 | V     |
| V <sub>CC</sub>    | Longest Supply Voltage Rise Time from 1V-2.375V | 50                     | ms          |       |
| T <sub>STG</sub>   | Storage temperature (ambient)                   | -65 to +150            | °C          |       |
| TJ                 | Junction temperature <sup>(4)</sup>             | Plastic Packages       | +125        | °C    |

#### Notes:

- Stresses beyond those listed under Absolute Maximum Ratings can cause permanent damage to the device. These are stress
  ratings only, and functional operation of the device at these or any other conditions beyond those listed under Operating Conditions
  is not implied. Exposure to Absolute Maximum Ratings conditions for extended periods of time can affect device reliability.
- 2. Power supplies can turn on in any order.
- 3. For protracted periods (e.g., longer than a day),  $V_{IN}$  should not exceed  $V_{CCO}$  by more than 3.6 V.
- 4. For soldering guidelines and thermal considerations, see the "Device Packaging" information on <a href="https://www.xilinx.com">www.xilinx.com</a>.

## **Recommended Operating Conditions**

| Symbol                            | Description   | Min        | Max      | Units    |   |
|-----------------------------------|---|------------|----------|----------|---|
| V <sub>CCINT</sub> <sup>(1)</sup> | Input Supply voltage relative to GND, $T_J = 0$ °C to +85°C                                 | Commercial | 2.5 – 5% | 2.5 + 5% | V |
| CCINT` /                          | Input Supply voltage relative to GND, $T_J = -40^{\circ}\text{C}$ to $+100^{\circ}\text{C}$ | Industrial | 2.5 – 5% | 2.5 + 5% | V |
| V <sub>CCO</sub> <sup>(4)</sup>   | Supply voltage relative to GND, T <sub>J</sub> = 0 °C to +85°C                              | Commercial | 1.4      | 3.6      | V |
| , CCO,                            | Supply voltage relative to GND, $T_J = -40^{\circ}C$ to $+100^{\circ}C$                     | Industrial | 1.4      | 3.6      | V |
| T <sub>IN</sub>                   | Input signal transition time  |            | 250      | ns       |   |

- Correct operation is guaranteed with a minimum V<sub>CCINT</sub> of 2.375 V (Nominal V<sub>CCINT</sub> -5%). Below the minimum value, all delay parameters increase by 3% for each 50-mV reduction in V<sub>CCINT</sub> below the specified range.
- 2. At junction temperatures above those listed as Operating Conditions, delay parameters do increase. Please refer to the TRCE report.
- 3. Input and output measurement threshold is  $\sim$ 50% of  $V_{CC}$ .
- Min and Max values for V<sub>CCO</sub> are I/O Standard dependant.



## **DC Characteristics Over Recommended Operating Conditions**

| Symbol              | Description  | 1                                   | Device  | Min      | Max  | Units |
|---------------------|--|-------------------------------------|---------|----------|------|-------|
| V <sub>DRINT</sub>  | Data Retention V <sub>CCINT</sub> Voltage                                      |                                     | All     | 2.0      |      | V     |
| 21                  | (below which configuration data can be   | e lost)                             |         |          |      |       |
| $V_{\mathrm{DRIO}}$ | Data Retention V <sub>CCO</sub> Voltage (below which configuration data can be | e lost)                             | All     | 1.2      |      | V     |
| I <sub>CCINTQ</sub> | Quiescent V <sub>CCINT</sub> supply current <sup>(1,3)</sup>                   |                                     | XCV50   |          | 50   | mA    |
|                     |  |                                     | XCV100  |          | 50   | mA    |
|                     |  |                                     | XCV150  |          | 50   | mA    |
|                     |  |                                     | XCV200  |          | 75   | mA    |
|                     |  |                                     | XCV300  |          | 75   | mA    |
|                     |  |                                     | XCV400  |          | 75   | mA    |
|                     |  |                                     | XCV600  |          | 100  | mA    |
|                     |  |                                     | XCV800  |          | 100  | mA    |
|                     |  |                                     | XCV1000 |          | 100  | mA    |
| Iccoq               | Quiescent V <sub>CCO</sub> supply current <sup>(1)</sup>                       |                                     | XCV50   |          | 2    | mA    |
|                     |  |                                     | XCV100  |          | 2    | mA    |
|                     |  |                                     | XCV150  |          | 2    | mA    |
|                     |  |                                     | XCV200  |          | 2    | mA    |
|                     |  |                                     | XCV300  |          | 2    | mA    |
|                     |  |                                     | XCV400  |          | 2    | mA    |
|                     |  |                                     | XCV600  |          | 2    | mA    |
|                     |  |                                     | XCV800  |          | 2    | mA    |
|                     |  |                                     | XCV1000 |          | 2    | mA    |
| I <sub>REF</sub>    | V <sub>REF</sub> current per V <sub>REF</sub> pin                              |                                     | All     |          | 20   | μΑ    |
| ΙL                  | Input or output leakage current  |                                     | All     | -10      | +10  | μΑ    |
| C <sub>IN</sub>     | Input capacitance (sample tested)  | BGA, PQ, HQ, packages               | All     |          | 8    | pF    |
| I <sub>RPU</sub>    | Pad pull-up (when selected) @ V <sub>in</sub> = 0 tested)                      | V, V <sub>CCO</sub> = 3.3 V (sample | All     | Note (2) | 0.25 | mA    |
| I <sub>RPD</sub>    | Pad pull-down (when selected) @ V <sub>in</sub> =                              | = 3.6 V (sample tested)             |         | Note (2) | 0.15 | mA    |

- 1. With no output current loads, no active input pull-up resistors, all I/O pins 3-stated and floating.
- 2. Internal pull-up and pull-down resistors guarantee valid logic levels at unconnected input pins. These pull-up and pull-down resistors do not guarantee valid logic levels when input pins are connected to other circuits.
- 3. Multiply I<sub>CCINTQ</sub> limit by two for industrial grade.



### **Power-On Power Supply Requirements**

Xilinx FPGAs require a certain amount of supply current during power-on to insure proper device operation. The actual current consumed depends on the power-on ramp rate of the power supply. This is the time required to reach the nominal power supply voltage of the device<sup>(1)</sup> from 0 V. The current is highest at the fastest suggested ramp rate (0 V to nominal voltage in 2 ms) and is lowest at the slowest allowed ramp rate (0 V to nominal voltage in 50 ms). For more details on power supply requirements, see Application Note XAPP158 on <a href="https://www.xilinx.com">www.xilinx.com</a>.

| Product                         | Description <sup>(2)</sup>      | Current Requirement <sup>(1,3)</sup> |
|---------------------------------|---------------------------------|--------------------------------------|
| Virtex Family, Commercial Grade | Minimum required current supply | 500 mA                               |
| Virtex Family, Industrial Grade | Minimum required current supply | 2 A                                  |

#### Notes:

- Ramp rate used for this specification is from 0 2.7 VDC. Peak current occurs on or near the internal power-on reset threshold of 1.0V and lasts for less than 3 ms.
- Devices are guaranteed to initialize properly with the minimum current available from the power supply as noted above.
- Larger currents can result if ramp rates are forced to be faster.

### **DC Input and Output Levels**

Values for  $V_{IL}$  and  $V_{IH}$  are recommended input voltages. Values for  $I_{OL}$  and  $I_{OH}$  are guaranteed output currents over the recommended operating conditions at the  $V_{OL}$  and  $V_{OH}$  test points. Only selected standards are tested. These are chosen to ensure that all standards meet their specifications. The selected standards are tested at minimum  $V_{CCO}$  for each standard with the respective  $V_{OL}$  and  $V_{OH}$  voltage levels shown. Other standards are sample tested.

| Input/Output          |        | V <sub>IL</sub>         | VI                      | Н                      | V <sub>OL</sub>         | V <sub>OH</sub>         | I <sub>OL</sub> | I <sub>OH</sub> |
|-----------------------|--------|-------------------------|-------------------------|------------------------|-------------------------|-------------------------|-----------------|-----------------|
| Standard              | V, min | V, max                  | V, min                  | V, max                 | V, Max                  | V, Min                  | mA              | mA              |
| LVTTL <sup>(1)</sup>  | - 0.5  | 0.8                     | 2.0                     | 5.5                    | 0.4                     | 2.4                     | 24              | -24             |
| LVCMOS2               | - 0.5  | .7                      | 1.7                     | 5.5                    | 0.4                     | 1.9                     | 12              | -12             |
| PCI, 3.3 V            | - 0.5  | 44% V <sub>CCINT</sub>  | 60% V <sub>CCINT</sub>  | V <sub>CCO</sub> + 0.5 | 10% V <sub>CCO</sub>    | 90% V <sub>CCO</sub>    | Note 2          | Note 2          |
| PCI, 5.0 V            | - 0.5  | 0.8                     | 2.0                     | 5.5                    | 0.55                    | 2.4                     | Note 2          | Note 2          |
| GTL                   | - 0.5  | V <sub>REF</sub> - 0.05 | V <sub>REF</sub> + 0.05 | 3.6                    | 0.4                     | n/a                     | 40              | n/a             |
| GTL+                  | - 0.5  | V <sub>REF</sub> – 0.1  | V <sub>REF</sub> + 0.1  | 3.6                    | 0.6                     | n/a                     | 36              | n/a             |
| HSTL I <sup>(3)</sup> | - 0.5  | V <sub>REF</sub> – 0.1  | V <sub>REF</sub> + 0.1  | 3.6                    | 0.4                     | V <sub>CCO</sub> - 0.4  | 8               | -8              |
| HSTL III              | - 0.5  | V <sub>REF</sub> – 0.1  | V <sub>REF</sub> + 0.1  | 3.6                    | 0.4                     | $V_{\rm CCO} - 0.4$     | 24              | -8              |
| HSTL IV               | - 0.5  | V <sub>REF</sub> – 0.1  | V <sub>REF</sub> + 0.1  | 3.6                    | 0.4                     | $V_{\rm CCO} - 0.4$     | 48              | -8              |
| SSTL3 I               | - 0.5  | V <sub>REF</sub> - 0.2  | V <sub>REF</sub> + 0.2  | 3.6                    | V <sub>REF</sub> - 0.6  | V <sub>REF</sub> + 0.6  | 8               | -8              |
| SSTL3 II              | - 0.5  | V <sub>REF</sub> - 0.2  | V <sub>REF</sub> + 0.2  | 3.6                    | V <sub>REF</sub> - 0.8  | V <sub>REF</sub> + 0.8  | 16              | -16             |
| SSTL2 I               | - 0.5  | V <sub>REF</sub> - 0.2  | V <sub>REF</sub> + 0.2  | 3.6                    | V <sub>REF</sub> - 0.61 | V <sub>REF</sub> + 0.61 | 7.6             | -7.6            |
| SSTL2 II              | - 0.5  | V <sub>REF</sub> - 0.2  | V <sub>REF</sub> + 0.2  | 3.6                    | V <sub>REF</sub> - 0.80 | V <sub>REF</sub> + 0.80 | 15.2            | -15.2           |
| CTT                   | - 0.5  | V <sub>REF</sub> - 0.2  | V <sub>REF</sub> + 0.2  | 3.6                    | V <sub>REF</sub> - 0.4  | V <sub>REF</sub> + 0.4  | 8               | -8              |
| AGP                   | - 0.5  | V <sub>REF</sub> – 0.2  | V <sub>REF</sub> + 0.2  | 3.6                    | 10% V <sub>CCO</sub>    | 90% V <sub>CCO</sub>    | Note 2          | Note 2          |

- V<sub>OL</sub> and V<sub>OH</sub> for lower drive currents are sample tested.
- 2. Tested according to the relevant specifications.
- DC input and output levels for HSTL18 (HSTL I/O standard with V<sub>CCO</sub> of 1.8 V) are provided in an HSTL white paper on www.xilinx.com.



## **CLB Switching Characteristics**

Delays originating at F/G inputs vary slightly according to the input used. The values listed below are worst-case. Precise values are provided by the timing analyzer.

|  |  |          | Speed Grade |         |         |         |  |
|--|--|----------|-------------|---------|---------|---------|--|
| Description  | Symbol                                   | Min      | -6          | -5      | -4      | Units   |  |
| Combinatorial Delays   |  | *        |             |         |         |         |  |
| 4-input function: F/G inputs to X/Y outputs                          | T <sub>ILO</sub>                         | 0.29     | 0.6         | 0.7     | 0.8     | ns, max |  |
| 5-input function: F/G inputs to F5 output                            | T <sub>IF5</sub>                         | 0.32     | 0.7         | 0.8     | 0.9     | ns, max |  |
| 5-input function: F/G inputs to X output                             | T <sub>IF5X</sub>                        | 0.36     | 0.8         | 0.8     | 1.0     | ns, max |  |
| 6-input function: F/G inputs to Y output via F6 MUX                  | T <sub>IF6Y</sub>                        | 0.44     | 0.9         | 1.0     | 1.2     | ns, max |  |
| 6-input function: F5IN input to Y output                             | T <sub>F5INY</sub>                       | 0.17     | 0.32        | 0.36    | 0.42    | ns, max |  |
| Incremental delay routing through transparent latch to XQ/YQ outputs | T <sub>IFNCTL</sub>                      | 0.31     | 0.7         | 0.7     | 0.8     | ns, max |  |
| BY input to YB output  | T <sub>BYYB</sub>                        | 0.27     | 0.53        | 0.6     | 0.7     | ns, max |  |
| Sequential Delays  |  | 1        |             | 1       |         | T.      |  |
| FF Clock CLK to XQ/YQ outputs  | Тско                                     | 0.54     | 1.1         | 1.2     | 1.4     | ns, max |  |
| Latch Clock CLK to XQ/YQ outputs                                     | T <sub>CKLO</sub>                        | 0.6      | 1.2         | 1.4     | 1.6     | ns, max |  |
| Setup and Hold Times before/after Clock CLK <sup>(1)</sup>           | Setup Time / Hold Time                   |          |             |         |         |         |  |
| 4-input function: F/G Inputs   | T <sub>ICK</sub> /T <sub>CKI</sub>       | 0.6 / 0  | 1.2 / 0     | 1.4 / 0 | 1.5 / 0 | ns, min |  |
| 5-input function: F/G inputs   | T <sub>IF5CK</sub> /T <sub>CKIF5</sub>   | 0.7 / 0  | 1.3 / 0     | 1.5 / 0 | 1.7 / 0 | ns, min |  |
| 6-input function: F5IN input   | T <sub>F5INCK</sub> /T <sub>CKF5IN</sub> | 0.46 / 0 | 1.0 / 0     | 1.1 / 0 | 1.2 / 0 | ns, min |  |
| 6-input function: F/G inputs via F6 MUX                              | T <sub>IF6CK</sub> /T <sub>CKIF6</sub>   | 0.8 / 0  | 1.5 / 0     | 1.7 / 0 | 1.9 / 0 | ns, min |  |
| BX/BY inputs   | T <sub>DICK</sub> /T <sub>CKDI</sub>     | 0.30 / 0 | 0.6 / 0     | 0.7 / 0 | 0.8 / 0 | ns, min |  |
| CE input   | T <sub>CECK</sub> /T <sub>CKCE</sub>     | 0.37 / 0 | 0.8 / 0     | 0.9 / 0 | 1.0 / 0 | ns, min |  |
| SR/BY inputs (synchronous)   | T <sub>RCK</sub> T <sub>CKR</sub>        | 0.33 / 0 | 0.7 / 0     | 0.8 / 0 | 0.9 / 0 | ns, min |  |
| Clock CLK  |  |          |             |         |         |         |  |
| Minimum Pulse Width, High  | T <sub>CH</sub>                          | 0.8      | 1.5         | 1.7     | 2.0     | ns, min |  |
| Minimum Pulse Width, Low   | T <sub>CL</sub>                          | 0.8      | 1.5         | 1.7     | 2.0     | ns, min |  |
| Set/Reset  |  |          |             |         |         |         |  |
| Minimum Pulse Width, SR/BY inputs                                    | T <sub>RPW</sub>                         | 1.3      | 2.5         | 2.8     | 3.3     | ns, min |  |
| Delay from SR/BY inputs to XQ/YQ outputs (asynchronous)              | T <sub>RQ</sub>                          | 0.54     | 1.1         | 1.3     | 1.4     | ns, max |  |
| Delay from GSR to XQ/YQ outputs                                      | T <sub>IOGSRQ</sub>                      | 4.9      | 9.7         | 10.9    | 12.5    | ns, max |  |
| Toggle Frequency (MHz) (for export control)                          | F <sub>TOG</sub> (MHz)                   | 625      | 333         | 294     | 250     | MHz     |  |

<sup>1.</sup> A Zero "0" Hold Time listing indicates no hold time or a negative hold time. Negative values cannot be guaranteed "best-case", but if a "0" is listed, there is no positive hold time.



## **CLB Arithmetic Switching Characteristics**

Setup times not listed explicitly can be approximated by decreasing the combinatorial delays by the setup time adjustment listed. Precise values are provided by the timing analyzer.

|  |                                      |          | Speed   | Grade   |         |         |
|--|--------------------------------------|----------|---------|---------|---------|---------|
| Description  | Symbol                               | Min      | -6      | -5      | -4      | Units   |
| Combinatorial Delays                                       |                                      |          |         |         | •       |         |
| F operand inputs to X via XOR                              | T <sub>OPX</sub>                     | 0.37     | 0.8     | 0.9     | 1.0     | ns, max |
| F operand input to XB output                               | T <sub>OPXB</sub>                    | 0.54     | 1.1     | 1.3     | 1.4     | ns, max |
| F operand input to Y via XOR                               | T <sub>OPY</sub>                     | 0.8      | 1.5     | 1.7     | 2.0     | ns, max |
| F operand input to YB output                               | T <sub>OPYB</sub>                    | 0.8      | 1.5     | 1.7     | 2.0     | ns, max |
| F operand input to COUT output                             | T <sub>OPCYF</sub>                   | 0.6      | 1.2     | 1.3     | 1.5     | ns, max |
| G operand inputs to Y via XOR                              | T <sub>OPGY</sub>                    | 0.46     | 1.0     | 1.1     | 1.2     | ns, max |
| G operand input to YB output                               | T <sub>OPGYB</sub>                   | 0.8      | 1.6     | 1.8     | 2.1     | ns, max |
| G operand input to COUT output                             | T <sub>OPCYG</sub>                   | 0.7      | 1.3     | 1.4     | 1.6     | ns, max |
| BX initialization input to COUT                            | T <sub>BXCY</sub>                    | 0.41     | 0.9     | 1.0     | 1.1     | ns, max |
| CIN input to X output via XOR                              | T <sub>CINX</sub>                    | 0.21     | 0.41    | 0.46    | 0.53    | ns, max |
| CIN input to XB  | T <sub>CINXB</sub>                   | 0.02     | 0.04    | 0.05    | 0.06    | ns, max |
| CIN input to Y via XOR                                     | T <sub>CINY</sub>                    | 0.23     | 0.46    | 0.52    | 0.6     | ns, max |
| CIN input to YB  | T <sub>CINYB</sub>                   | 0.23     | 0.45    | 0.51    | 0.6     | ns, max |
| CIN input to COUT output                                   | T <sub>BYP</sub>                     | 0.05     | 0.09    | 0.10    | 0.11    | ns, max |
| Multiplier Operation                                       |                                      |          |         |         |         |         |
| F1/2 operand inputs to XB output via AND                   | T <sub>FANDXB</sub>                  | 0.18     | 0.36    | 0.40    | 0.46    | ns, max |
| F1/2 operand inputs to YB output via AND                   | T <sub>FANDYB</sub>                  | 0.40     | 0.8     | 0.9     | 1.1     | ns, max |
| F1/2 operand inputs to COUT output via AND                 | T <sub>FANDCY</sub>                  | 0.22     | 0.43    | 0.48    | 0.6     | ns, max |
| G1/2 operand inputs to YB output via AND                   | T <sub>GANDYB</sub>                  | 0.25     | 0.50    | 0.6     | 0.7     | ns, max |
| G1/2 operand inputs to COUT output via AND                 | T <sub>GANDCY</sub>                  | 0.07     | 0.13    | 0.15    | 0.17    | ns, max |
| Setup and Hold Times before/after Clock CLK <sup>(1)</sup> | Setup Time / Hold Time               |          |         |         |         |         |
| CIN input to FFX   | T <sub>CCKX</sub> /T <sub>CKCX</sub> | 0.50 / 0 | 1.0 / 0 | 1.2 / 0 | 1.3 / 0 | ns, min |
| CIN input to FFY   | T <sub>CCKY</sub> /T <sub>CKCY</sub> | 0.53 / 0 | 1.1 / 0 | 1.2 / 0 | 1.4 / 0 | ns, min |

<sup>1.</sup> A Zero "0" Hold Time listing indicates no hold time or a negative hold time. Negative values can not be guaranteed "best-case", but if a "0" is listed, there is no positive hold time.



## Global Clock Set-Up and Hold for LVTTL Standard, without DLL

|   |                                      |         |         | Speed   | Grade        |               |            |
|---|--------------------------------------|---------|---------|---------|--------------|---------------|------------|
| Description   | Symbol                               | Device  | Min     | -6      | -5           | -4            | Units      |
| Input Setup and Hold Time Relat standards, adjust the setup time of |                                      |         |         |         | For data inp | ut with diffe | rent       |
| Full Delay Global Clock and IFF, without                            | T <sub>PSFD</sub> /T <sub>PHFD</sub> | XCV50   | 0.6 / 0 | 2.3 / 0 | 2.6 / 0      | 2.9 / 0       | ns,<br>min |
| DLL   |                                      | XCV100  | 0.6 / 0 | 2.3 / 0 | 2.6 / 0      | 3.0 / 0       | ns,<br>min |
|   |                                      | XCV150  | 0.6 / 0 | 2.4 / 0 | 2.7 / 0      | 3.1 / 0       | ns,<br>min |
|   |                                      | XCV200  | 0.7 / 0 | 2.5 / 0 | 2.8 / 0      | 3.2 / 0       | ns,<br>min |
|   |                                      | XCV300  | 0.7 / 0 | 2.5 / 0 | 2.8 / 0      | 3.2 / 0       | ns,<br>min |
|   |                                      | XCV400  | 0.7 / 0 | 2.6 / 0 | 2.9 / 0      | 3.3 / 0       | ns,<br>min |
|   |                                      | XCV600  | 0.7 / 0 | 2.6 / 0 | 2.9 / 0      | 3.3 / 0       | ns,<br>min |
|   |                                      | XCV800  | 0.7 / 0 | 2.7 / 0 | 3.1 / 0      | 3.5 / 0       | ns,<br>min |
|   |                                      | XCV1000 | 0.7 / 0 | 2.8 / 0 | 3.1 / 0      | 3.6 / 0       | ns,<br>min |

IFF = Input Flip-Flop or Latch

#### Notes: Notes:

- 1. Set-up time is measured relative to the Global Clock input signal with the fastest route and the lightest load. Hold time is measured relative to the Global Clock input signal with the slowest route and heaviest load.
- 2. A Zero "0" Hold Time listing indicates no hold time or a negative hold time. Negative values can not be guaranteed "best-case", but if a "0" is listed, there is no positive hold time.



# Virtex<sup>™</sup> 2.5 V Field Programmable Gate Arrays

DS003-4 (v4.0) March 1, 2013

**Production Product Specification** 

## **Virtex Pin Definitions**

Table 1: Special Purpose Pins

| Pin Name                                       | Dedicated<br>Pin | Direction                     | Description  |
|--|------------------|-------------------------------|--|
| GCK0, GCK1,<br>GCK2, GCK3                      | Yes              | Input                         | Clock input pins that connect to Global Clock Buffers. These pins become user inputs when not needed for clocks.   |
| M0, M1, M2                                     | Yes              | Input                         | Mode pins are used to specify the configuration mode.  |
| CCLK   | Yes              | Input or<br>Output            | The configuration Clock I/O pin: it is an input for SelectMAP and slave-serial modes, and output in master-serial mode. After configuration, it is input only, logic level = Don't Care.                                   |
| PROGRAM  | Yes              | Input                         | Initiates a configuration sequence when asserted Low.  |
| DONE   | Yes              | Bidirectional                 | Indicates that configuration loading is complete, and that the start-up sequence is in progress. The output can be open drain.   |
| INIT   | No               | Bidirectional<br>(Open-drain) | When Low, indicates that the configuration memory is being cleared. The pin becomes a user I/O after configuration.  |
| BUSY/<br>DOUT                                  | No               | Output                        | In SelectMAP mode, BUSY controls the rate at which configuration data is loaded. The pin becomes a user I/O after configuration unless the SelectMAP port is retained.   |
|  |                  |                               | In bit-serial modes, DOUT provides header information to downstream devices in a daisy-chain. The pin becomes a user I/O after configuration.  |
| D0/DIN,<br>D1, D2,<br>D3, D4,<br>D5, D6,<br>D7 | No               | Input or<br>Output            | In SelectMAP mode, D0 - D7 are configuration data pins. These pins become user I/Os after configuration unless the SelectMAP port is retained.  In bit-serial modes, DIN is the single data input. This pin becomes a user |
|  |                  | _                             | I/O after configuration.   |
| WRITE  | No               | Input                         | In SelectMAP mode, the active-low Write Enable signal. The pin becomes a user I/O after configuration unless the SelectMAP port is retained.   |
| CS   | No               | Input                         | In SelectMAP mode, the active-low Chip Select signal. The pin becomes a user I/O after configuration unless the SelectMAP port is retained.  |
| TDI, TDO,<br>TMS, TCK                          | Yes              | Mixed                         | Boundary-scan Test-Access-Port pins, as defined in IEEE 1149.1.  |
| DXN, DXP                                       | Yes              | N/A                           | Temperature-sensing diode pins. (Anode: DXP, cathode: DXN)   |
| V <sub>CCINT</sub>                             | Yes              | Input                         | Power-supply pins for the internal core logic.   |
| V <sub>CCO</sub>                               | Yes              | Input                         | Power-supply pins for the output drivers (subject to banking rules)  |
| V <sub>REF</sub>                               | No               | Input                         | Input threshold voltage pins. Become user I/Os when an external threshold voltage is not needed (subject to banking rules).  |
| GND  | Yes              | Input                         | Ground   |

<sup>© 1999-2013</sup> Xilinx, Inc. All rights reserved. All Xilinx trademarks, registered trademarks, patents, and disclaimers are as listed at <a href="http://www.xilinx.com/legal.htm">http://www.xilinx.com/legal.htm</a>.
All other trademarks and registered trademarks are the property of their respective owners. All specifications are subject to change without notice.



## **Virtex Pinout Information**

### **Pinout Tables**

See <a href="https://www.xilinx.com">www.xilinx.com</a> for updates or additional pinout information. For convenience, Table 2, Table 3 and Table 4 list the locations of special-purpose and power-supply pins. Pins not listed are either user I/Os or not connected, depending on the device/package combination. See the Pinout Diagrams starting on page 17 for any pins not listed for a particular part/package combination.

Table 2: Virtex Pinout Tables (Chip-Scale and QFP Packages)

| Pin Name           | Device | CS144                              | TQ144                              | PQ/HQ240  |
|--------------------|--------|------------------------------------|------------------------------------|---|
| GCK0               | All    | K7                                 | 90                                 | 92  |
| GCK1               | All    | M7                                 | 93                                 | 89  |
| GCK2               | All    | A7                                 | 19                                 | 210   |
| GCK3               | All    | A6                                 | 16                                 | 213   |
| MO                 | All    | M1                                 | 110                                | 60  |
| M1                 | All    | L2                                 | 112                                | 58  |
| M2                 | All    | N2                                 | 108                                | 62  |
| CCLK               | All    | B13                                | 38                                 | 179   |
| PROGRAM            | All    | L12                                | 72                                 | 122   |
| DONE               | All    | M12                                | 74                                 | 120   |
| INIT               | All    | L13                                | 71                                 | 123   |
| BUSY/DOUT          | All    | C11                                | 39                                 | 178   |
| D0/DIN             | All    | C12                                | 40                                 | 177   |
| D1                 | All    | E10                                | 45                                 | 167   |
| D2                 | All    | E12                                | 47                                 | 163   |
| D3                 | All    | F11                                | 51                                 | 156   |
| D4                 | All    | H12                                | 59                                 | 145   |
| D5                 | All    | J13                                | 63                                 | 138   |
| D6                 | All    | J11                                | 65                                 | 134   |
| D7                 | All    | K10                                | 70                                 | 124   |
| WRITE              | All    | C10                                | 32                                 | 185   |
| CS                 | All    | D10                                | 33                                 | 184   |
| TDI                | All    | A11                                | 34                                 | 183   |
| TDO                | All    | A12                                | 36                                 | 181   |
| TMS                | All    | B1                                 | 143                                | 2   |
| TCK                | All    | C3                                 | 2                                  | 239   |
| V <sub>CCINT</sub> | All    | A9, B6, C5, G3,<br>G12, M5, M9, N6 | 10, 15, 25, 57, 84, 94,<br>99, 126 | 16, 32, 43, 77, 88, 104, 137, 148, 164, 198, 214, 225 |



Table 3: Virtex Pinout Tables (BGA) (Continued)

| Pin Name  | Device              | BG256  | BG352   | BG432  | BG560  |
|---|---------------------|--|---|--|--|
| V <sub>CCINT</sub> Notes:  • Superset includes all pins, including the ones in bold type. Subset excludes pins in bold type.  | XCV50/100           | C10, D6,<br>D15, F4,<br>F17, L3,<br>L18, R4,<br>R17, U6,<br>U15, V10 | N/A   | N/A  | N/A  |
| <ul> <li>In BG352, for XCV300 all the V<sub>CCINT</sub> pins in the superset must be connected. For XCV150/200, V<sub>CCINT</sub> pins in the subset must be connected, and pins in <b>bold</b> type can be left unconnected (these unconnected pins cannot be used as user I/O.)</li> <li>In BG432, for XCV400/600/800 all V<sub>CCINT</sub> pins in the superset must be connected. For XCV300, V<sub>CCINT</sub> pins in the subset must be connected, and pins in <b>bold</b> type can be left unconnected (these unconnected pins cannot be used as user I/O.)</li> <li>In BG560, for XCV800/1000 all V<sub>CCINT</sub> pins in the superset must be connected. For XCV400/600, V<sub>CCINT</sub> pins in the superset must be connected. For XCV400/600, V<sub>CCINT</sub> pins in the subset must be connected, and pins in <b>bold</b> type can be left unconnected (these unconnected pins cannot be used as user I/O.)</li> </ul> | XCV150/200/300      | Same as<br>above   | A20, C14,<br>D10, J24,<br>K4, P2, P25,<br>V24, W2,<br>AC10, AE14,<br>AE19,<br>B16, D12,<br>L1, L25,<br>R23, T1,<br>AF11, AF16 | A10, A17, B23,<br>C14, C19, K3,<br>K29, N2, N29,<br>T1, T29, W2,<br>W31, AB2,<br>AB30, AJ10,<br>AJ16, AK13,<br>AK19, AK22,<br>B26, C7, F1,<br>F30, AE29, AF1,<br>AH8, AH24 | N/A  |
|   | XCV400/600/800/1000 | N/A  | N/A   | Same as above  | A21, B14, B18,<br>B28, C24, E9,<br>E12, F2, H30,<br>J1, K32, N1,<br>N33, U5, U30,<br>Y2, Y31, AD2,<br>AD32, AG3,<br>AG31, AK8,<br>AK11, AK17,<br>AK20, AL14,<br>AL27, AN25,<br>B12, C22, M3,<br>N29, AB2,<br>AB32, AJ13,<br>AL22 |
| V <sub>CCO</sub> , Bank 0   | All                 | D7, D8   | A17, B25,<br>D19  | A21, C29, D21  | A22, A26, A30,<br>B19, B32   |
| V <sub>CCO</sub> , Bank 1   | All                 | D13, D14   | A10, D7,<br>D13   | A1, A11, D11   | A10, A16, B13,<br>C3, E5   |
| V <sub>CCO</sub> , Bank 2   | All                 | G17, H17   | B2, H4, K1  | C3, L1, L4   | B2, D1, H1, M1,<br>R2  |
| V <sub>CCO</sub> , Bank 3   | All                 | N17, P17   | P4, U1, Y4  | AA1, AA4, AJ3  | V1, AA2, AD1,<br>AK1, AL2  |
| V <sub>CCO</sub> , Bank 4   | All                 | U13, U14   | AC8, AE2,<br>AF10   | AH11, AL1,<br>AL11   | AM2, AM15,<br>AN4, AN8, AN12   |
| V <sub>CCO</sub> , Bank 5   | All                 | U7, U8   | AC14, AC20,<br>AF17   | AH21, AJ29,<br>AL21  | AL31, AM21,<br>AN18, AN24,<br>AN30   |
| V <sub>CCO</sub> , Bank 6   | All                 | N4, P4   | U26, W23,<br>AE25   | AA28, AA31,<br>AL31  | W32, AB33,<br>AF33, AK33,<br>AM32  |



## **Pinout Diagrams**

The following diagrams, CS144 Pin Function Diagram, page 17 through FG680 Pin Function Diagram, page 27, illustrate the locations of special-purpose pins on Virtex FPGAs. Table 5 lists the symbols used in these diagrams. The diagrams also show I/O-bank boundaries.

Table 5: Pinout Diagram Symbols

| Symbol     | Pin Function   |
|------------|--|
| *          | General I/O  |
| *          | Device-dependent general I/O, n/c on smaller devices             |
| V          | V <sub>CCINT</sub>   |
| V          | Device-dependent V <sub>CCINT</sub> , n/c on smaller devices     |
| 0          | V <sub>CCO</sub>   |
| R          | V <sub>REF</sub>   |
| r          | Device-dependent V <sub>REF</sub> remains I/O on smaller devices |
| G          | Ground   |
| Ø, 1, 2, 3 | Global Clocks  |

Table 5: Pinout Diagram Symbols (Continued)

| Symbol                                       | Pin Function                       |  |  |  |  |
|--|------------------------------------|--|--|--|--|
| <b>0</b> , <b>0</b> , <b>2</b>               | M0, M1, M2                         |  |  |  |  |
| (0), (1), (2),<br>(3), (4), (5), (6),<br>(7) | D0/DIN, D1, D2, D3, D4, D5, D6, D7 |  |  |  |  |
| В  | DOUT/BUSY                          |  |  |  |  |
| D  | DONE                               |  |  |  |  |
| Р  | PROGRAM                            |  |  |  |  |
| I  | INIT                               |  |  |  |  |
| K  | CCLK                               |  |  |  |  |
| W  | WRITE                              |  |  |  |  |
| S  | <u>CS</u>                          |  |  |  |  |
| Т  | Boundary-scan Test Access Port     |  |  |  |  |
| +  | Temperature diode, anode           |  |  |  |  |
| _  | Temperature diode, cathode         |  |  |  |  |
| n  | No connect                         |  |  |  |  |

## **CS144 Pin Function Diagram**




Figure 1: CS144 Pin Function Diagram