

Welcome to **E-XFL.COM** 

# Understanding <u>Embedded - FPGAs (Field Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details	
Product Status	Obsolete
Number of LABs/CLBs	3456
Number of Logic Elements/Cells	15552
Total RAM Bits	98304
Number of I/O	512
Number of Gates	661111
Voltage - Supply	2.375V ~ 2.625V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 85°C (TJ)
Package / Case	680-LBGA Exposed Pad
Supplier Device Package	680-FTEBGA (40x40)
Purchase URL	https://www.e-xfl.com/product-detail/xilinx/xcv600-5fg680c

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



## **Virtex Architecture**

Virtex devices feature a flexible, regular architecture that comprises an array of configurable logic blocks (CLBs) surrounded by programmable input/output blocks (IOBs), all interconnected by a rich hierarchy of fast, versatile routing resources. The abundance of routing resources permits the Virtex family to accommodate even the largest and most complex designs.

Virtex FPGAs are SRAM-based, and are customized by loading configuration data into internal memory cells. In some modes, the FPGA reads its own configuration data from an external PROM (master serial mode). Otherwise, the configuration data is written into the FPGA (Select-MAP<sup>TM</sup>, slave serial, and JTAG modes).

The standard Xilinx Foundation™ and Alliance Series™ Development systems deliver complete design support for Virtex, covering every aspect from behavioral and schematic entry, through simulation, automatic design translation and implementation, to the creation, downloading, and readback of a configuration bit stream.

## **Higher Performance**

Virtex devices provide better performance than previous generations of FPGA. Designs can achieve synchronous system clock rates up to 200 MHz including I/O. Virtex inputs and outputs comply fully with PCI specifications, and interfaces can be implemented that operate at 33 MHz or 66 MHz. Additionally, Virtex supports the hot-swapping requirements of Compact PCI.

Xilinx thoroughly benchmarked the Virtex family. While performance is design-dependent, many designs operated internally at speeds in excess of 100 MHz and can achieve 200 MHz. Table 2 shows performance data for representative circuits, using worst-case timing parameters.

Table 2: Performance for Common Circuit Functions

Function	Bits	Virtex -6
Register-to-Register		
Adder	16	5.0 ns
Audei	64	7.2 ns
Pipelined Multiplier	8 x 8	5.1 ns
	16 x 16	6.0 ns
Address Decoder	16	4.4 ns
	64	6.4 ns
16:1 Multiplexer		5.4 ns
Parity Tree	9	4.1 ns
	18	5.0 ns
	36	6.9 ns
Chip-to-Chip		
HSTL Class IV		200 MHz
LVTTL,16mA, fast slew		180 MHz



## Virtex Device/Package Combinations and Maximum I/O

Table 3: Virtex Family Maximum User I/O by Device/Package (Excluding Dedicated Clock Pins)

Package	XCV50	XCV100	XCV150	XCV200	XCV300	XCV400	XCV600	XCV800	XCV1000
CS144	94	94							
TQ144	98	98							
PQ240	166	166	166	166	166				
HQ240						166	166	166	
BG256	180	180	180	180					
BG352			260	260	260				
BG432					316	316	316	316	
BG560						404	404	404	404
FG256	176	176	176	176					
FG456			260	284	312				
FG676						404	444	444	
FG680							512	512	512

# **Virtex Ordering Information**




Figure 1: Virtex Ordering Information




DS003-2 (v4.0) March 1, 2013

# Virtex<sup>™</sup> 2.5 V Field Programmable Gate Arrays

#### **Product Specification**

The output buffer and all of the IOB control signals have independent polarity controls.



vao\_b.eps

Figure 1: Virtex Architecture Overview

All pads are protected against damage from electrostatic discharge (ESD) and from over-voltage transients. Two forms of over-voltage protection are provided, one that permits 5 V compliance, and one that does not. For 5 V compliance, a Zener-like structure connected to ground turns on when the output rises to approximately 6.5 V. When PCI 3.3 V compliance is required, a conventional clamp diode is connected to the output supply voltage,  $V_{\rm CCO}$ .

Optional pull-up and pull-down resistors and an optional weak-keeper circuit are attached to each pad. Prior to configuration, all pins not involved in configuration are forced into their high-impedance state. The pull-down resistors and the weak-keeper circuits are inactive, but inputs can optionally be pulled up.

The activation of pull-up resistors prior to configuration is controlled on a global basis by the configuration mode pins. If the pull-up resistors are not activated, all the pins will float. Consequently, external pull-up or pull-down resistors must be provided on pins required to be at a well-defined logic level prior to configuration.

All Virtex IOBs support IEEE 1149.1-compatible boundary scan testing.

# **Architectural Description**

# **Virtex Array**

The Virtex user-programmable gate array, shown in Figure 1, comprises two major configurable elements: configurable logic blocks (CLBs) and input/output blocks (IOBs).

- CLBs provide the functional elements for constructing logic
- IOBs provide the interface between the package pins and the CLBs

CLBs interconnect through a general routing matrix (GRM). The GRM comprises an array of routing switches located at the intersections of horizontal and vertical routing channels. Each CLB nests into a VersaBlock™ that also provides local routing resources to connect the CLB to the GRM.

The VersaRing<sup>™</sup> I/O interface provides additional routing resources around the periphery of the device. This routing improves I/O routability and facilitates pin locking.

The Virtex architecture also includes the following circuits that connect to the GRM.

- Dedicated block memories of 4096 bits each
- Clock DLLs for clock-distribution delay compensation and clock domain control
- 3-State buffers (BUFTs) associated with each CLB that drive dedicated segmentable horizontal routing resources

Values stored in static memory cells control the configurable logic elements and interconnect resources. These values load into the memory cells on power-up, and can reload if necessary to change the function of the device.

# Input/Output Block

The Virtex IOB, Figure 2, features SelectIO™ inputs and outputs that support a wide variety of I/O signalling standards, see Table 1.

The three IOB storage elements function either as edge-triggered D-type flip-flops or as level sensitive latches. Each IOB has a clock signal (CLK) shared by the three flip-flops and independent clock enable signals for each flip-flop.

In addition to the CLK and CE control signals, the three flip-flops share a Set/Reset (SR). For each flip-flop, this signal can be independently configured as a synchronous Set, a synchronous Reset, an asynchronous Preset, or an asynchronous Clear.

© 1999-2013 Xilinx, Inc. All rights reserved. All Xilinx trademarks, registered trademarks, patents, and disclaimers are as listed at <a href="http://www.xilinx.com/legal.htm">http://www.xilinx.com/legal.htm</a>.
All other trademarks and registered trademarks are the property of their respective owners. All specifications are subject to change without notice.






Figure 2: Virtex Input/Output Block (IOB)

Table 1: Supported Select I/O Standards

I/O Standard	Input Reference Voltage (V <sub>REF</sub> )	Output Source Voltage (V <sub>CCO</sub> )	Board Termination Voltage (V <sub>TT</sub> )	5 V Tolerant
LVTTL 2 – 24 mA	N/A	3.3	N/A	Yes
LVCMOS2	N/A	2.5	N/A	Yes
PCI, 5 V	N/A	3.3	N/A	Yes
PCI, 3.3 V	N/A	3.3	N/A	No
GTL	0.8	N/A	1.2	No
GTL+	1.0	N/A	1.5	No
HSTL Class I	0.75	1.5	0.75	No
HSTL Class III	0.9	1.5	1.5	No
HSTL Class IV	0.9	1.5	1.5	No
SSTL3 Class I &II	1.5	3.3	1.5	No
SSTL2 Class I & II	1.25	2.5	1.25	No
CTT	1.5	3.3	1.5	No
AGP	1.32	3.3	N/A	No



#### General Purpose Routing

Most Virtex signals are routed on the general purpose routing, and consequently, the majority of interconnect resources are associated with this level of the routing hierarchy. The general routing resources are located in horizontal and vertical routing channels associated with the rows and columns CLBs. The general-purpose routing resources are listed below.

- Adjacent to each CLB is a General Routing Matrix (GRM). The GRM is the switch matrix through which horizontal and vertical routing resources connect, and is also the means by which the CLB gains access to the general purpose routing.
- 24 single-length lines route GRM signals to adjacent GRMs in each of the four directions.
- 12 buffered Hex lines route GRM signals to another GRMs six-blocks away in each one of the four directions. Organized in a staggered pattern, Hex lines can be driven only at their endpoints. Hex-line signals can be accessed either at the endpoints or at the midpoint (three blocks from the source). One third of the Hex lines are bidirectional, while the remaining ones are uni-directional.

 12 Longlines are buffered, bidirectional wires that distribute signals across the device quickly and efficiently. Vertical Longlines span the full height of the device, and horizontal ones span the full width of the device.

#### I/O Routing

Virtex devices have additional routing resources around their periphery that form an interface between the CLB array and the IOBs. This additional routing, called the VersaRing, facilitates pin-swapping and pin-locking, such that logic redesigns can adapt to existing PCB layouts. Time-to-market is reduced, since PCBs and other system components can be manufactured while the logic design is still in progress.

#### **Dedicated Routing**

Some classes of signal require dedicated routing resources to maximize performance. In the Virtex architecture, dedicated routing resources are provided for two classes of signal.

- Horizontal routing resources are provided for on-chip 3-state busses. Four partitionable bus lines are provided per CLB row, permitting multiple busses within a row, as shown in Figure 8.
- Two dedicated nets per CLB propagate carry signals vertically to the adjacent CLB.




Figure 8: BUFT Connections to Dedicated Horizontal Bus Lines

#### Global Routing

Global Routing resources distribute clocks and other signals with very high fanout throughout the device. Virtex devices include two tiers of global routing resources referred to as primary global and secondary local clock routing resources.

• The primary global routing resources are four dedicated global nets with dedicated input pins that are designed to distribute high-fanout clock signals with minimal skew. Each global clock net can drive all CLB, IOB, and block RAM clock pins. The primary global nets can only be driven by global buffers. There are four global buffers, one for each global net.  The secondary local clock routing resources consist of 24 backbone lines, 12 across the top of the chip and 12 across bottom. From these lines, up to 12 unique signals per column can be distributed via the 12 longlines in the column. These secondary resources are more flexible than the primary resources since they are not restricted to routing only to clock pins.

#### **Clock Distribution**


Virtex provides high-speed, low-skew clock distribution through the primary global routing resources described above. A typical clock distribution net is shown in Figure 9.

Four global buffers are provided, two at the top center of the device and two at the bottom center. These drive the four primary global nets that in turn drive any clock pin.



Table 8: Master/Slave Serial Mode Programming Switching

	Description	Figure References	Symbol	Values	Units
	DIN setup/hold, slave mode	1/2	T <sub>DCC</sub> /T <sub>CCD</sub>	5.0 / 0	ns, min
	DIN setup/hold, master mode	1/2	T <sub>DSCK</sub> /T <sub>CKDS</sub>	5.0 / 0	ns, min
	DOUT	3	T <sub>CCO</sub>	12.0	ns, max
CCLK	High time	4	T <sub>CCH</sub>	5.0	ns, min
OOLIK	Low time	5	T <sub>CCL</sub>	5.0	ns, min
	Maximum Frequency		F <sub>CC</sub>	66	MHz, max
	Frequency Tolerance, master mode with respect to nominal			+45% -30%	



Note 1: If none of the Virtex FPGAs have been selected to drive DONE, an external pull-up resistor of 330  $\Omega$  should be added to the common DONE line. (For Spartan-XL devices, add a 4.7K  $\Omega$  pull-up resistor.) This pull-up is not needed if the DriveDONE attribute is set. If used, DriveDONE should be selected only for the last device in the configuration chain.

xcv\_12\_050103

Figure 12: Master/Slave Serial Mode Circuit Diagram




Figure 13: Slave-Serial Mode Programming Switching Characteristics






Figure 17: SelectMAP Flowchart for Write Operation

#### **Abort**

During a given assertion of  $\overline{\text{CS}}$ , the user cannot switch from a write to a read, or vice-versa. This action causes the current packet command to be aborted. The device will remain BUSY until the aborted operation has completed. Following an abort, data is assumed to be unaligned to word boundar-

ies, and the FPGA requires a new synchronization word prior to accepting any new packets.

To initiate an abort during a write operation, de-assert WRITE. At the rising edge of CCLK, an abort is initiated, as shown in Figure 18.




Figure 18: SelectMAP Write Abort Waveforms

### Boundary-Scan Mode

In the boundary-scan mode, configuration is done through the IEEE 1149.1 Test Access Port. Note that the PROGRAM pin must be pulled High prior to reconfiguration. A Low on the PROGRAM pin resets the TAP controller and no JTAG operations can be performed.

Configuration through the TAP uses the CFG\_IN instruction. This instruction allows data input on TDI to be converted into data packets for the internal configuration bus.

The following steps are required to configure the FPGA through the boundary-scan port (when using TCK as a start-up clock).

- Load the CFG\_IN instruction into the boundary-scan instruction register (IR)
- 2. Enter the Shift-DR (SDR) state
- 3. Shift a configuration bitstream into TDI
- 4. Return to Run-Test-Idle (RTI)
- 5. Load the JSTART instruction into IR
- 6. Enter the SDR state
- 7. Clock TCK through the startup sequence
- 8. Return to RTI

Configuration and readback via the TAP is always available. The boundary-scan mode is selected by a <101> or 001> on the mode pins (M2, M1, M0). For details on TAP characteristics, refer to XAPP139.

## **Configuration Sequence**

The configuration of Virtex devices is a three-phase process. First, the configuration memory is cleared. Next, configuration data is loaded into the memory, and finally, the logic is activated by a start-up process.

Configuration is automatically initiated on power-up unless it is delayed by the user, as described below. The configuration process can also be initiated by asserting  $\overline{\mathsf{PROGRAM}}$ .

The end of the memory-clearing phase is signalled by INIT going High, and the completion of the entire process is signalled by DONE going High.

The power-up timing of configuration signals is shown in Figure 19. The corresponding timing characteristics are listed in Table 10.




Figure 19: Power-Up Timing Configuration Signals

Table 10: Power-up Timing Characteristics

Description	Symbol	Value	Units
Power-on Reset	T <sub>POR</sub>	2.0	ms, max
Program Latency	T <sub>PL</sub>	100.0	μs, max
CCLK (output) Delay	T <sub>ICCK</sub>	0.5	μs, min
		4.0	μs, max
Program Pulse Width	T <sub>PROGRAM</sub>	300	ns, min

### **Delaying Configuration**

INIT can be held Low using an open-drain driver. An open-drain is required since INIT is a bidirectional open-drain pin that is held Low by the FPGA while the configuration memory is being cleared. Extending the time that the pin is Low causes the configuration sequencer to wait. Thus, configuration is delayed by preventing entry into the phase where data is loaded.

#### Start-Up Sequence

The default Start-up sequence is that one CCLK cycle after DONE goes High, the global 3-state signal (GTS) is released. This permits device outputs to turn on as necessary.

One CCLK cycle later, the Global Set/Reset (GSR) and Global Write Enable (GWE) signals are released. This permits the internal storage elements to begin changing state in response to the logic and the user clock.

The relative timing of these events can be changed. In addition, the GTS, GSR, and GWE events can be made dependent on the DONE pins of multiple devices all going High, forcing the devices to start in synchronism. The sequence can also be paused at any stage until lock has been achieved on any or all DLLs.



#### **Power-On Power Supply Requirements**

Xilinx FPGAs require a certain amount of supply current during power-on to insure proper device operation. The actual current consumed depends on the power-on ramp rate of the power supply. This is the time required to reach the nominal power supply voltage of the device<sup>(1)</sup> from 0 V. The current is highest at the fastest suggested ramp rate (0 V to nominal voltage in 2 ms) and is lowest at the slowest allowed ramp rate (0 V to nominal voltage in 50 ms). For more details on power supply requirements, see Application Note XAPP158 on <a href="https://www.xilinx.com">www.xilinx.com</a>.

Product	Description <sup>(2)</sup>	Current Requirement <sup>(1,3)</sup>
Virtex Family, Commercial Grade	Minimum required current supply	500 mA
Virtex Family, Industrial Grade	Minimum required current supply	2 A

#### Notes:

- Ramp rate used for this specification is from 0 2.7 VDC. Peak current occurs on or near the internal power-on reset threshold of 1.0V and lasts for less than 3 ms.
- Devices are guaranteed to initialize properly with the minimum current available from the power supply as noted above.
- 3. Larger currents can result if ramp rates are forced to be faster.

## **DC Input and Output Levels**

Values for  $V_{IL}$  and  $V_{IH}$  are recommended input voltages. Values for  $I_{OL}$  and  $I_{OH}$  are guaranteed output currents over the recommended operating conditions at the  $V_{OL}$  and  $V_{OH}$  test points. Only selected standards are tested. These are chosen to ensure that all standards meet their specifications. The selected standards are tested at minimum  $V_{CCO}$  for each standard with the respective  $V_{OL}$  and  $V_{OH}$  voltage levels shown. Other standards are sample tested.

Input/Output		V <sub>IL</sub>	V <sub>IH</sub>		V <sub>OL</sub>	V <sub>OH</sub>	I <sub>OL</sub>	I <sub>OH</sub>
Standard	V, min	V, max	V, min	V, max	V, Max	V, Min	mA	mA
LVTTL <sup>(1)</sup>	- 0.5	0.8	2.0	5.5	0.4	2.4	24	-24
LVCMOS2	- 0.5	.7	1.7	5.5	0.4	1.9	12	-12
PCI, 3.3 V	- 0.5	44% V <sub>CCINT</sub>	60% V <sub>CCINT</sub>	V <sub>CCO</sub> + 0.5	10% V <sub>CCO</sub>	90% V <sub>CCO</sub>	Note 2	Note 2
PCI, 5.0 V	- 0.5	0.8	2.0	5.5	0.55	2.4	Note 2	Note 2
GTL	- 0.5	V <sub>REF</sub> - 0.05	V <sub>REF</sub> + 0.05	3.6	0.4	n/a	40	n/a
GTL+	- 0.5	V <sub>REF</sub> – 0.1	V <sub>REF</sub> + 0.1	3.6	0.6	n/a	36	n/a
HSTL I <sup>(3)</sup>	- 0.5	V <sub>REF</sub> – 0.1	V <sub>REF</sub> + 0.1	3.6	0.4	V <sub>CCO</sub> - 0.4	8	-8
HSTL III	- 0.5	V <sub>REF</sub> – 0.1	V <sub>REF</sub> + 0.1	3.6	0.4	V <sub>CCO</sub> - 0.4	24	-8
HSTL IV	- 0.5	V <sub>REF</sub> – 0.1	V <sub>REF</sub> + 0.1	3.6	0.4	V <sub>CCO</sub> - 0.4	48	-8
SSTL3 I	- 0.5	V <sub>REF</sub> - 0.2	V <sub>REF</sub> + 0.2	3.6	V <sub>REF</sub> - 0.6	V <sub>REF</sub> + 0.6	8	-8
SSTL3 II	- 0.5	V <sub>REF</sub> - 0.2	V <sub>REF</sub> + 0.2	3.6	V <sub>REF</sub> - 0.8	V <sub>REF</sub> + 0.8	16	-16
SSTL2 I	- 0.5	V <sub>REF</sub> - 0.2	V <sub>REF</sub> + 0.2	3.6	V <sub>REF</sub> - 0.61	V <sub>REF</sub> + 0.61	7.6	-7.6
SSTL2 II	- 0.5	V <sub>REF</sub> - 0.2	V <sub>REF</sub> + 0.2	3.6	V <sub>REF</sub> - 0.80	V <sub>REF</sub> + 0.80	15.2	-15.2
CTT	- 0.5	V <sub>REF</sub> - 0.2	V <sub>REF</sub> + 0.2	3.6	V <sub>REF</sub> - 0.4	V <sub>REF</sub> + 0.4	8	-8
AGP	- 0.5	V <sub>REF</sub> - 0.2	V <sub>REF</sub> + 0.2	3.6	10% V <sub>CCO</sub>	90% V <sub>CCO</sub>	Note 2	Note 2

#### Notes:

- V<sub>OL</sub> and V<sub>OH</sub> for lower drive currents are sample tested.
- 2. Tested according to the relevant specifications.
- DC input and output levels for HSTL18 (HSTL I/O standard with V<sub>CCO</sub> of 1.8 V) are provided in an HSTL white paper on www.xilinx.com.



## **Virtex Pin-to-Pin Input Parameter Guidelines**

All devices are 100% functionally tested. Listed below are representative values for typical pin locations and normal clock loading. Values are expressed in nanoseconds unless otherwise noted

## Global Clock Set-Up and Hold for LVTTL Standard, with DLL

				Speed	Grade					
Description	Symbol	Device	Min	-6	-5	-4	Units			
	Input Setup and Hold Time Relative to Global Clock Input Signal for LVTTL Standard. For data input with different standards, adjust the setup time delay by the values shown in Input Delay Adjustments.									
No Delay Global Clock and IFF, with DLL	T <sub>PSDLL</sub> /T <sub>PHDLL</sub>	XCV50	0.40 / -0.4	1.7 /-0.4	1.8 /0.4	2.1 /-0.4	ns, min			
		XCV100	0.40 /0.4	1.7 /-0.4	1.9 /0.4	2.1 /-0.4	ns, min			
		XCV150	0.40 /0.4	1.7 /-0.4	1.9 /0.4	2.1 /-0.4	ns, min			
		XCV200	0.40 /0.4	1.7 /-0.4	1.9 /0.4	2.1 /-0.4	ns, min			
		XCV300	0.40 /0.4	1.7 /-0.4	1.9 /0.4	2.1 /-0.4	ns, min			
		XCV400	0.40 /0.4	1.7 /-0.4	1.9 /0.4	2.1 /-0.4	ns, min			
		XCV600	0.40 /0.4	1.7 /-0.4	1.9 /0.4	2.1 /-0.4	ns, min			
		XCV800	0.40 /-0.4	1.7 /-0.4	1.9 /-0.4	2.1 /-0.4	ns, min			
		XCV1000	0.40 /-0.4	1.7 /-0.4	1.9 /0.4	2.1 /-0.4	ns, min			

IFF = Input Flip-Flop or Latch

#### Notes:

- 2. DLL output jitter is already included in the timing calculation.
- 3. A Zero "0" Hold Time listing indicates no hold time or a negative hold time. Negative values can not be guaranteed "best-case", but if a "0" is listed, there is no positive hold time.

<sup>1.</sup> Set-up time is measured relative to the Global Clock input signal with the fastest route and the lightest load. Hold time is measured relative to the Global Clock input signal with the slowest route and heaviest load.



Period Tolerance: the allowed input clock period change in nanoseconds.




Figure 1: Frequency Tolerance and Clock Jitter

# **Revision History**

Date	Version	Revision
11/98	1.0	Initial Xilinx release.
01/99	1.2	Updated package drawings and specs.
02/99	1.3	Update of package drawings, updated specifications.
05/99	1.4	Addition of package drawings and specifications.
05/99	1.5	Replaced FG 676 & FG680 package drawings.
07/99	1.6	Changed Boundary Scan Information and changed Figure 11, Boundary Scan Bit Sequence. Updated IOB Input & Output delays. Added Capacitance info for different I/O Standards. Added 5 V tolerant information. Added DLL Parameters and waveforms and new Pin-to-pin Input and Output Parameter tables for Global Clock Input to Output and Setup and Hold. Changed Configuration Information including Figures 12, 14, 17 & 19. Added device-dependent listings for quiescent currents ICCINTQ and ICCOQ. Updated IOB Input and Output Delays based on default standard of LVTTL, 12 mA, Fast Slew Rate. Added IOB Input Switching Characteristics Standard Adjustments.
09/99	1.7	Speed grade update to preliminary status, Power-on specification and Clock-to-Out Minimums additions, "0" hold time listing explanation, quiescent current listing update, and Figure 6 ADDRA input label correction. Added T <sub>IJITCC</sub> parameter, changed T <sub>OJIT</sub> to T <sub>OPHASE</sub> .
01/00	1.8	Update to speed.txt file 1.96. Corrections for CRs 111036,111137, 112697, 115479, 117153, 117154, and 117612. Modified notes for Recommended Operating Conditions (voltage and temperature). Changed Bank information for V <sub>CCO</sub> in CS144 package on p.43.



Table 2: Virtex Pinout Tables (Chip-Scale and QFP Packages) (Continued)

Pin Name	Device	CS144	TQ144	PQ/HQ240
V <sub>cco</sub>	All	Banks 0 and 1: A2, A13, D7 Banks 2 and 3: B12, G11, M13 Banks 4 and 5: N1, N7, N13 Banks 6 and 7: B2, G2, M2	No I/O Banks in this package: 1, 17, 37, 55, 73, 92, 109, 128	No I/O Banks in this package: 15, 30, 44, 61, 76, 90, 105, 121, 136, 150, 165, 180, 197, 212, 226, 240
V <sub>RFF</sub> Bank 0	XCV50	C4, D6	5, 13	218, 232
(V <sub>REF</sub> pins are listed	XCV100/150	+ B4	+ 7	+ 229
incrementally. Connect	XCV200/300	N/A	N/A	+ 236
all pins listed for both the required device	XCV400	N/A	N/A	+ 215
and all smaller devices	XCV600	N/A	N/A	+ 230
listed in the same package.)	XCV800	N/A	N/A	+ 222
Within each bank, if input reference voltage is not required, all V <sub>REF</sub> pins are general I/O.				
V <sub>REF</sub> , Bank 1	XCV50	A10, B8	22, 30	191, 205
(V <sub>REF</sub> pins are listed	XCV100/150	+ D9	+ 28	+ 194
incrementally. Connect all pins listed for both	XCV200/300	N/A	N/A	+ 187
the required device	XCV400	N/A	N/A	+ 208
and all smaller devices listed in the same	XCV600	N/A	N/A	+ 193
package.) Within each bank, if input reference voltage is not required, all V <sub>REF</sub> pins are general I/O.	XCV800	N/A	N/A	+ 201
V <sub>REF</sub> , Bank 2	XCV50	D11, F10	42, 50	157, 171
(V <sub>REF</sub> pins are listed	XCV100/150	+ D13	+ 44	+ 168
incrementally. Connect all pins listed for both	XCV200/300	N/A	N/A	+ 175
the required device	XCV400	N/A	N/A	+ 154
and all smaller devices listed in the same	XCV600	N/A	N/A	+ 169
package.) Within each bank, if input reference voltage is not required, all V <sub>REF</sub> pins are general I/O.	XCV800	N/A	N/A	+ 161



Table 2: Virtex Pinout Tables (Chip-Scale and QFP Packages) (Continued)

Pin Name	Device	CS144	TQ144	PQ/HQ240
V <sub>REF</sub> , Bank 3	XCV50	H11, K12	60, 68	130, 144
(V <sub>REF</sub> pins are listed	XCV100/150	+ J10	+ 66	+ 133
incrementally. Connect all pins listed for both	XCV200/300	N/A	N/A	+ 126
the required device	XCV400	N/A	N/A	+ 147
and all smaller devices listed in the same	XCV600	N/A	N/A	+ 132
package.)	XCV800	N/A	N/A	+ 140
Within each bank, if input reference voltage is not required, all V <sub>REF</sub> pins are general I/O.				
V <sub>REF</sub> , Bank 4	XCV50	L8, L10	79, 87	97, 111
(V <sub>REF</sub> pins are listed	XCV100/150	+ N10	+ 81	+ 108
incrementally. Connect all pins listed for both	XCV200/300	N/A	N/A	+ 115
the required device and all smaller devices	XCV400	N/A	N/A	+ 94
listed in the same	XCV600	N/A	N/A	+ 109
package.)	XCV800	N/A	N/A	+ 101
Within each bank, if input reference voltage is not required, all V <sub>REF</sub> pins are general I/O.				
V <sub>REF</sub> , Bank 5	XCV50	L4, L6	96, 104	70, 84
(V <sub>REF</sub> pins are listed	XCV100/150	+ N4	+ 102	+ 73
incrementally. Connect all pins listed for both	XCV200/300	N/A	N/A	+ 66
the required device	XCV400	N/A	N/A	+ 87
and all smaller devices listed in the same package.)	XCV600	N/A	N/A	+ 72
	XCV800	N/A	N/A	+ 80
Within each bank, if input reference voltage is not required, all V <sub>REF</sub> pins are general I/O.				



Table 3: Virtex Pinout Tables (BGA)

Pin Name	Device	BG256	BG352	BG432	BG560
GCK0	All	Y11	AE13	AL16	AL17
GCK1	All	Y10	AF14	AK16	AJ17
GCK2	All	A10	B14	A16	D17
GCK3	All	B10	D14	D17	A17
MO	All	Y1	AD24	AH28	AJ29
M1	All	U3	AB23	AH29	AK30
M2	All	W2	AC23	AJ28	AN32
CCLK	All	B19	C3	D4	C4
PROGRAM	All	Y20	AC4	AH3	AM1
DONE	All	W19	AD3	AH4	AJ5
INIT	All	U18	AD2	AJ2	AH5
BUSY/DOUT	All	D18	E4	D3	D4
D0/DIN	All	C19	D3	C2	E4
D1	All	E20	G1	K4	K3
D2	All	G19	J3	K2	L4
D3	All	J19	M3	P4	P3
D4	All	M19	R3	V4	W4
D5	All	P19	U4	AB1	AB5
D6	All	T20	V3	AB3	AC4
D7	All	V19	AC3	AG4	AJ4
WRITE	All	A19	D5	B4	D6
CS	All	B18	C4	D5	A2
TDI	All	C17	В3	В3	D5
TDO	All	A20	D4	C4	E6
TMS	All	D3	D23	D29	B33
TCK	All	A1	C24	D28	E29
DXN	All	W3	AD23	AH27	AK29
DXP	All	V4	AE24	AK29	AJ28



Table 3: Virtex Pinout Tables (BGA) (Continued)

Pin Name	Device	BG256	BG352	BG432	BG560
VCCINT  Notes: Superset includes all pins, including the ones in bold type. Subset excludes pins in bold type. In BG352, for XCV300 all the VCCINT pins in the superset must be connected. For XCV150/200, VCCINT pins in the subset must be connected, and pins in bold type can be left unconnected (these unconnected pins cannot be used as user I/O.) In BG432, for XCV400/600/800 all VCCINT pins in the superset must be connected. For XCV300, VCCINT pins in the subset must be connected, and pins in bold type can be left unconnected (these unconnected, and pins in bold type can be left unconnected (these unconnected pins cannot be used as user I/O.) In BG560, for XCV800/1000 all VCCINT pins in the superset must be connected. For XCV400/600, VCCINT pins in the superset must be connected. For XCV400/600, VCCINT pins in the subset must be connected, and pins in bold type can be left unconnected (these unconnected pins cannot be used as user I/O.)	XCV50/100	C10, D6, D15, F4, F17, L3, L18, R4, R17, U6, U15, V10	N/A	N/A	N/A
	XCV150/200/300	Same as above	A20, C14, D10, J24, K4, P2, P25, V24, W2, AC10, AE14, AE19, B16, D12, L1, L25, R23, T1, AF11, AF16	A10, A17, B23, C14, C19, K3, K29, N2, N29, T1, T29, W2, W31, AB2, AB30, AJ10, AJ16, AK13, AK19, AK22, B26, C7, F1, F30, AE29, AF1, AH8, AH24	N/A
	XCV400/600/800/1000	N/A	N/A	Same as above	A21, B14, B18, B28, C24, E9, E12, F2, H30, J1, K32, N1, N33, U5, U30, Y2, Y31, AD2, AD32, AG3, AG31, AK8, AK11, AK17, AK20, AL14, AL27, AN25, B12, C22, M3, N29, AB2, AB32, AJ13, AL22
V <sub>CCO</sub> , Bank 0	All	D7, D8	A17, B25, D19	A21, C29, D21	A22, A26, A30, B19, B32
V <sub>CCO</sub> , Bank 1	All	D13, D14	A10, D7, D13	A1, A11, D11	A10, A16, B13, C3, E5
V <sub>CCO</sub> , Bank 2	All	G17, H17	B2, H4, K1	C3, L1, L4	B2, D1, H1, M1, R2
V <sub>CCO</sub> , Bank 3	All	N17, P17	P4, U1, Y4	AA1, AA4, AJ3	V1, AA2, AD1, AK1, AL2
V <sub>CCO</sub> , Bank 4	All	U13, U14	AC8, AE2, AF10	AH11, AL1, AL11	AM2, AM15, AN4, AN8, AN12
V <sub>CCO</sub> , Bank 5	All	U7, U8	AC14, AC20, AF17	AH21, AJ29, AL21	AL31, AM21, AN18, AN24, AN30
V <sub>CCO</sub> , Bank 6	All	N4, P4	U26, W23, AE25	AA28, AA31, AL31	W32, AB33, AF33, AK33, AM32



Table 4: Virtex Pinout Tables (Fine-Pitch BGA) (Continued)

Pin Name	Device	FG256	FG456	FG676	FG680
V <sub>CCINT</sub>	All	C3, C14, D4, D13, E5, E12, M5, M12, N4, N13, P3, P14	E5, E18, F6, F17, G7, G8, G9, G14, G15, G16, H7, H16, J7, J16, P7, P16, R7, R16, T7, T8, T9, T14, T15, T16, U6, U17, V5, V18	G7, G20, H8, H19, J9, J10, J11, J16, J17, J18, K9, K18, L9, L18, T9, T18, U9, U18, V9, V10, V11, V16, V17, V18, W8, W19, Y7, Y20	AD5, AD35, AE5, AE35, AL5, AL35, AM5, AM35, AR8, AR9, AR15, AR16, AR24, AR25, AR31, AR32, E8, E9, E15, E16, E24, E25, E31, E32, H5, H35, J5, J35, R5, R35, T5, T35
V <sub>CCO</sub> , Bank 0	All	E8, F8	F7, F8, F9, F10 G10, G11	H9, H10, H11, H12, J12, J13	E26, E27, E29, E30, E33, E34
V <sub>CCO</sub> , Bank 1	All	E9, F9	F13, F14, F15, F16, G12, G13	H15, H16, H17, H18, J14, J15	E6, E7, E10, E11, E13, E14
V <sub>CCO</sub> , Bank 2	All	H11, H12	G17, H17, J17, K16, K17, L16	J19, K19, L19, M18, M19, N18	F5, G5, K5, L5, N5, P5
V <sub>CCO</sub> , Bank 3	All	J11, J12	M16, N16, N17, P17, R17, T17	P18, R18, R19, T19, U19, V19	AF5, AG5, AN5, AK5, AJ5, AP5
V <sub>CCO</sub> , Bank 4	All	L9. M9	T12, T13, U13, U14, U15, U16,	V14, V15, W15, W16, W17, W18	AR6, AR7, AR10, AR11, AR13, AR14
V <sub>CCO</sub> , Bank 5	All	L8, M8	T10, T11, U7, U8, U9, U10	V12, V13, W9,W10, W11, W12	AR26, AR27, AR29, AR30, AR33, AR34
V <sub>CCO</sub> , Bank 6	All	J5, J6	M7, N6, N7, P6, R6, T6	P9, R8, R9, T8, U8, V8	AF35, AG35, AJ35, AK35, AN35, AP35
V <sub>CCO</sub> , Bank 7	All	H5, H6	G6, H6, J6, K6, K7, L7	J8, K8, L8, M8, M9, N9	F35, G35, K35, L35, N35, P35
V <sub>REF</sub> Bank 0	XCV50	B4, B7	N/A	N/A	N/A
(VREF pins are listed	XCV100/150	+ C6	A9, C6, E8	N/A	N/A
incrementally. Connect all pins listed for both the required device and all smaller devices listed in the same package.) Within each bank, if	XCV200/300	+ A3	+ B4	N/A	N/A
	XCV400	N/A	N/A	A12, C11, D6, E8, G10	
	XCV600	N/A	N/A	+ B7	A33, B28, B30, C23, C24, D33
input reference voltage	XCV800	N/A	N/A	+ B10	+ A26
is not required, all V <sub>REF</sub> pins are general I/O.	XCV1000	N/A	N/A	N/A	+ D34



Table 4: Virtex Pinout Tables (Fine-Pitch BGA) (Continued)

Pin Name	Device	FG256	FG456	FG676	FG680
V <sub>REF</sub> Bank 1	XCV50	B9, C11	N/A	N/A	N/A
(VREF pins are listed	XCV100/150	+ E11	A18, B13, E14	N/A	N/A
incrementally. Connect all pins listed for both	XCV200/300	+ A14	+ A19	N/A	N/A
the required device and all smaller devices	XCV400	N/A	N/A	A14, C20, C21, D15, G16	N/A
listed in the same package.) Within each bank, if	XCV600	N/A	N/A	+ B19	B6, B8, B18, D11, D13, D17
input reference voltage	XCV800	N/A	N/A	+ A17	+ B14
is not required, all V <sub>REF</sub> pins are general I/O.	XCV1000	N/A	N/A	N/A	+ B5
V <sub>REF</sub> , Bank 2	XCV50	F13, H13	N/A	N/A	N/A
(V <sub>REF</sub> pins are listed	XCV100/150	+ F14	F21, H18, K21	N/A	N/A
incrementally. Connect all pins listed for both	XCV200/300	+ E13	+ D22	N/A	N/A
the required device and all smaller devices listed in the same package.) Within each bank, if	XCV400	N/A	N/A	F24, H23, K20, M23, M26	N/A
	XCV600	N/A	N/A	+ G26	G1, H4, J1, L2, V5, W3
input reference voltage	XCV800	N/A	N/A	+ K25	+ N1
is not required, all V <sub>REF</sub> pins are general I/O.	XCV1000	N/A	N/A	N/A	+ D2
V <sub>REF</sub> , Bank 3	XCV50	K16, L14	N/A	N/A	N/A
(V <sub>REF</sub> pins are listed	XCV100/150	+ L13	N21, R19, U21	N/A	N/A
incrementally. Connect all pins listed for both the required device and all smaller devices listed in the same package.)	XCV200/300	+ M13	+ U20	N/A	N/A
	XCV400	N/A	N/A	R23, R25, U21, W22, W23	N/A
	XCV600	N/A	N/A	+ W26	AC1, AJ2, AK3, AL4, AR1, Y1
input reference voltage	XCV800	N/A	N/A	+ U25	+ AF3
is not required, all V <sub>REF</sub> pins are general I/O.	XCV1000	N/A	N/A	N/A	+ AP4



Table 4: Virtex Pinout Tables (Fine-Pitch BGA) (Continued)

Pin Name	Device	FG256	FG456	FG676	FG680
V <sub>REF</sub> Bank 4	XCV50	P9, T12	N/A	N/A	N/A
(V <sub>REF</sub> pins are listed incrementally. Connect	XCV100/150	+ T11	AA13, AB16, AB19	N/A	N/A
all pins listed for both the required device and	XCV200/300	+ R13	+ AB20	N/A	N/A
all smaller devices listed in the same package.)	XCV400	N/A	N/A	AC15, AD18, AD21, AD22, AF15	N/A
Within each bank, if input reference voltage is not required, all V <sub>REF</sub>	XCV600	N/A	N/A	+ AF20	AT19, AU7, AU17, AV8, AV10, AW11
pins are general I/O.	XCV800	N/A	N/A	+ AF17	+ AV14
	XCV1000	N/A	N/A	N/A	+ AU6
V <sub>REF</sub> Bank 5	XCV50	T4, P8	N/A	N/A	N/A
(V <sub>REF</sub> pins are listed	XCV100/150	+ R5	W8, Y10, AA5	N/A	N/A
incrementally. Connect all pins listed for both	XCV200/300	+ T2	+ Y6	N/A	N/A
the required device and all smaller devices listed in the same package.) Within each bank, if	XCV400	N/A	N/A	AA10, AB8, AB12, AC7, AF12	N/A
	XCV600	N/A	N/A	+ AF8	AT27, AU29, AU31, AV35, AW21, AW23
input reference voltage is not required, all V <sub>REF</sub>	XCV800	N/A	N/A	+ AE10	+ AT25
pins are general I/O.	XCV1000	N/A	N/A	N/A	+ AV36
V <sub>REF</sub> Bank 6	XCV50	J3, N1	N/A	N/A	N/A
(V <sub>REF</sub> pins are listed	XCV100/150	+ M1	N2, R4, T3	N/A	N/A
incrementally. Connect all pins listed for both the required device and all smaller devices listed in the same package.) Within each bank, if input reference voltage	XCV200/300	+ N2	+ Y1	N/A	N/A
	XCV400	N/A	N/A	AB3, R1, R4, U6, V5	N/A
	XCV600	N/A	N/A	+ Y1	AB35, AD37, AH39, AK39, AM39, AN36
is not required, all V <sub>REF</sub>	XCV800	N/A	N/A	+ U2	+ AE39
pins are general I/O.	XCV1000	N/A	N/A	N/A	+ AT39



## **Pinout Diagrams**

The following diagrams, CS144 Pin Function Diagram, page 17 through FG680 Pin Function Diagram, page 27, illustrate the locations of special-purpose pins on Virtex FPGAs. Table 5 lists the symbols used in these diagrams. The diagrams also show I/O-bank boundaries.

Table 5: Pinout Diagram Symbols

Symbol	Pin Function
*	General I/O
*	Device-dependent general I/O, n/c on smaller devices
V	V <sub>CCINT</sub>
V	Device-dependent V <sub>CCINT</sub> , n/c on smaller devices
0	V <sub>CCO</sub>
R	V <sub>REF</sub>
r	Device-dependent V <sub>REF</sub> remains I/O on smaller devices
G	Ground
Ø, 1, 2, 3	Global Clocks

Table 5: Pinout Diagram Symbols (Continued)

Symbol	Pin Function			
<b>0</b> , <b>0</b> , <b>2</b>	M0, M1, M2			
(0), (1), (2), (3), (4), (5), (6), (7)	D0/DIN, D1, D2, D3, D4, D5, D6, D7			
В	DOUT/BUSY			
D	DONE			
Р	PROGRAM			
I	INIT			
K	CCLK			
W	WRITE			
S	<u>CS</u>			
Т	Boundary-scan Test Access Port			
+	Temperature diode, anode			
_	Temperature diode, cathode			
n	No connect			

# **CS144 Pin Function Diagram**




Figure 1: CS144 Pin Function Diagram



## **FG256 Pin Function Diagram**




Figure 8: FG256 Pin Function Diagram