



Welcome to **E-XFL.COM**

Understanding <u>Embedded - FPGAs (Field Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

| Details | |
|--------------------------------|--|
| Product Status | Obsolete |
| Number of LABs/CLBs | 4704 |
| Number of Logic Elements/Cells | 21168 |
| Total RAM Bits | 114688 |
| Number of I/O | 404 |
| Number of Gates | 888439 |
| Voltage - Supply | 2.375V ~ 2.625V |
| Mounting Type | Surface Mount |
| Operating Temperature | -40°C ~ 100°C (TJ) |
| Package / Case | 560-LBGA Exposed Pad, Metal |
| Supplier Device Package | 560-MBGA (42.5x42.5) |
| Purchase URL | https://www.e-xfl.com/product-detail/xilinx/xcv800-4bg560i |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



Virtex Architecture

Virtex devices feature a flexible, regular architecture that comprises an array of configurable logic blocks (CLBs) surrounded by programmable input/output blocks (IOBs), all interconnected by a rich hierarchy of fast, versatile routing resources. The abundance of routing resources permits the Virtex family to accommodate even the largest and most complex designs.

Virtex FPGAs are SRAM-based, and are customized by loading configuration data into internal memory cells. In some modes, the FPGA reads its own configuration data from an external PROM (master serial mode). Otherwise, the configuration data is written into the FPGA (Select-MAPTM, slave serial, and JTAG modes).

The standard Xilinx Foundation™ and Alliance Series™ Development systems deliver complete design support for Virtex, covering every aspect from behavioral and schematic entry, through simulation, automatic design translation and implementation, to the creation, downloading, and readback of a configuration bit stream.

Higher Performance

Virtex devices provide better performance than previous generations of FPGA. Designs can achieve synchronous system clock rates up to 200 MHz including I/O. Virtex inputs and outputs comply fully with PCI specifications, and interfaces can be implemented that operate at 33 MHz or 66 MHz. Additionally, Virtex supports the hot-swapping requirements of Compact PCI.

Xilinx thoroughly benchmarked the Virtex family. While performance is design-dependent, many designs operated internally at speeds in excess of 100 MHz and can achieve 200 MHz. Table 2 shows performance data for representative circuits, using worst-case timing parameters.

Table 2: Performance for Common Circuit Functions

| Function | Bits | Virtex -6 |
|-----------------------|---------|-----------|
| Register-to-Register | | |
| Adder | 16 | 5.0 ns |
| Audei | 64 | 7.2 ns |
| Pipelined Multiplier | 8 x 8 | 5.1 ns |
| | 16 x 16 | 6.0 ns |
| Address Decoder | 16 | 4.4 ns |
| | 64 | 6.4 ns |
| 16:1 Multiplexer | | 5.4 ns |
| Parity Tree | 9 | 4.1 ns |
| | 18 | 5.0 ns |
| | 36 | 6.9 ns |
| Chip-to-Chip | | |
| HSTL Class IV | | 200 MHz |
| LVTTL,16mA, fast slew | | 180 MHz |






Figure 2: Virtex Input/Output Block (IOB)

Table 1: Supported Select I/O Standards

| I/O Standard | Input Reference Voltage (V _{REF}) | Output Source Voltage (V _{CCO}) | Board Termination Voltage (V _{TT}) | 5 V Tolerant |
|--------------------|--|--|---|--------------|
| LVTTL 2 – 24 mA | N/A | 3.3 | N/A | Yes |
| LVCMOS2 | N/A | 2.5 | N/A | Yes |
| PCI, 5 V | N/A | 3.3 | N/A | Yes |
| PCI, 3.3 V | N/A | 3.3 | N/A | No |
| GTL | 0.8 | N/A | 1.2 | No |
| GTL+ | 1.0 | N/A | 1.5 | No |
| HSTL Class I | 0.75 | 1.5 | 0.75 | No |
| HSTL Class III | 0.9 | 1.5 | 1.5 | No |
| HSTL Class IV | 0.9 | 1.5 | 1.5 | No |
| SSTL3 Class I &II | 1.5 | 3.3 | 1.5 | No |
| SSTL2 Class I & II | 1.25 | 2.5 | 1.25 | No |
| CTT | 1.5 | 3.3 | 1.5 | No |
| AGP | 1.32 | 3.3 | N/A | No |



more I/O pins convert to V_{REF} pins. Since these are always a superset of the V_{REF} pins used for smaller devices, it is possible to design a PCB that permits migration to a larger device if necessary. All the V_{REF} pins for the largest device anticipated must be connected to the V_{REF} voltage, and not used for I/O.

In smaller devices, some V_{CCO} pins used in larger devices do not connect within the package. These unconnected pins can be left unconnected externally, or can be connected to the V_{CCO} voltage to permit migration to a larger device if necessary.

In TQ144 and PQ/HQ240 packages, all V_{CCO} pins are bonded together internally, and consequently the same V_{CCO} voltage must be connected to all of them. In the CS144 package, bank pairs that share a side are interconnected internally, permitting four choices for V_{CCO} . In both cases, the V_{REF} pins remain internally connected as eight banks, and can be used as described previously.

Configurable Logic Block

The basic building block of the Virtex CLB is the logic cell (LC). An LC includes a 4-input function generator, carry logic, and a storage element. The output from the function generator in each LC drives both the CLB output and the D input of the flip-flop. Each Virtex CLB contains four LCs, organized in two similar slices, as shown in Figure 4.

Figure 5 shows a more detailed view of a single slice.

In addition to the four basic LCs, the Virtex CLB contains logic that combines function generators to provide functions

of five or six inputs. Consequently, when estimating the number of system gates provided by a given device, each CLB counts as 4.5 LCs.

Look-Up Tables

Virtex function generators are implemented as 4-input look-up tables (LUTs). In addition to operating as a function generator, each LUT can provide a 16 x 1-bit synchronous RAM. Furthermore, the two LUTs within a slice can be combined to create a 16 x 2-bit or 32 x 1-bit synchronous RAM, or a 16x1-bit dual-port synchronous RAM.

The Virtex LUT can also provide a 16-bit shift register that is ideal for capturing high-speed or burst-mode data. This mode can also be used to store data in applications such as Digital Signal Processing.

Storage Elements

The storage elements in the Virtex slice can be configured either as edge-triggered D-type flip-flops or as level-sensitive latches. The D inputs can be driven either by the function generators within the slice or directly from slice inputs, bypassing the function generators.

In addition to Clock and Clock Enable signals, each Slice has synchronous set and reset signals (SR and BY). SR forces a storage element into the initialization state specified for it in the configuration. BY forces it into the opposite state. Alternatively, these signals can be configured to operate asynchronously. All of the control signals are independently invertible, and are shared by the two flip-flops within the slice.




Figure 4: 2-Slice Virtex CLB




Figure 5: Detailed View of Virtex Slice

Additional Logic

The F5 multiplexer in each slice combines the function generator outputs. This combination provides either a function generator that can implement any 5-input function, a 4:1 multiplexer, or selected functions of up to nine inputs.

Similarly, the F6 multiplexer combines the outputs of all four function generators in the CLB by selecting one of the F5-multiplexer outputs. This permits the implementation of any 6-input function, an 8:1 multiplexer, or selected functions of up to 19 inputs.

Each CLB has four direct feedthrough paths, one per LC. These paths provide extra data input lines or additional local routing that does not consume logic resources.

Arithmetic Logic

Dedicated carry logic provides fast arithmetic carry capability for high-speed arithmetic functions. The Virtex CLB supports two separate carry chains, one per Slice. The height of the carry chains is two bits per CLB.

The arithmetic logic includes an XOR gate that allows a 1-bit full adder to be implemented within an LC. In addition, a dedicated AND gate improves the efficiency of multiplier implementation.

The dedicated carry path can also be used to cascade function generators for implementing wide logic functions.

BUFTs

Each Virtex CLB contains two 3-state drivers (BUFTs) that can drive on-chip busses. See **Dedicated Routing**, page 7. Each Virtex BUFT has an independent 3-state control pin and an independent input pin.

Block SelectRAM

Virtex FPGAs incorporate several large block SelectRAM memories. These complement the distributed LUT SelectRAMs that provide shallow RAM structures implemented in CLBs.

Block SelectRAM memory blocks are organized in columns. All Virtex devices contain two such columns, one along each vertical edge. These columns extend the full height of the chip. Each memory block is four CLBs high, and consequently, a Virtex device 64 CLBs high contains 16 memory blocks per column, and a total of 32 blocks.

Table 3 shows the amount of block SelectRAM memory that is available in each Virtex device.

Table 3: Virtex Block SelectRAM Amounts

| Device | # of Blocks | Total Block SelectRAM Bits |
|---------|-------------|----------------------------|
| XCV50 | 8 | 32,768 |
| XCV100 | 10 | 40,960 |
| XCV150 | 12 | 49,152 |
| XCV200 | 14 | 57,344 |
| XCV300 | 16 | 65,536 |
| XCV400 | 20 | 81,920 |
| XCV600 | 24 | 98,304 |
| XCV800 | 28 | 114,688 |
| XCV1000 | 32 | 131,072 |



Configuration

Virtex devices are configured by loading configuration data into the internal configuration memory. Some of the pins used for this are dedicated configuration pins, while others can be re-used as general purpose inputs and outputs once configuration is complete.

The following are dedicated pins:

- Mode pins (M2, M1, M0)
- Configuration clock pin (CCLK)
- PROGRAM pin
- DONE pin
- Boundary-scan pins (TDI, TDO, TMS, TCK)

Depending on the configuration mode chosen, CCLK can be an output generated by the FPGA, or it can be generated externally and provided to the FPGA as an input. The PROGRAM pin must be pulled High prior to reconfiguration.

Note that some configuration pins can act as outputs. For correct operation, these pins can require a V_{CCO} of 3.3 V to permit LVTTL operation. All the pins affected are in banks 2 or 3. The configuration pins needed for SelectMap (CS, Write) are located in bank 1.

After Virtex devices are configured, unused IOBs function as 3-state OBUFTs with weak pull downs. For a more detailed description than that given below, see the XAPP138, Virtex Configuration and Readback.

Configuration Modes

Virtex supports the following four configuration modes.

- Slave-serial mode
- Master-serial mode
- SelectMAP mode
- · Boundary-scan mode

The Configuration mode pins (M2, M1, M0) select among these configuration modes with the option in each case of having the IOB pins either pulled up or left floating prior to configuration. The selection codes are listed in Table 7.

Configuration through the boundary-scan port is always available, independent of the mode selection. Selecting the boundary-scan mode simply turns off the other modes. The three mode pins have internal pull-up resistors, and default to a logic High if left unconnected. However, it is recommended to drive the configuration mode pins externally.

Table 7: Configuration Codes

| Configuration Mode | M2 | M1 | МО | CCLK Direction | Data Width | Serial D _{out} | Configuration Pull-ups |
|--------------------|----|----|----|-----------------------|------------|-------------------------|------------------------|
| Master-serial mode | 0 | 0 | 0 | Out | 1 | Yes | No |
| Boundary-scan mode | 1 | 0 | 1 | N/A | 1 | No | No |
| SelectMAP mode | 1 | 1 | 0 | In | 8 | No | No |
| Slave-serial mode | 1 | 1 | 1 | In | 1 | Yes | No |
| Master-serial mode | 1 | 0 | 0 | Out | 1 | Yes | Yes |
| Boundary-scan mode | 0 | 0 | 1 | N/A | 1 | No | Yes |
| SelectMAP mode | 0 | 1 | 0 | In | 8 | No | Yes |
| Slave-serial mode | 0 | 1 | 1 | In | 1 | Yes | Yes |

Slave-Serial Mode

In slave-serial mode, the FPGA receives configuration data in bit-serial form from a serial PROM or other source of serial configuration data. The serial bitstream must be setup at the DIN input pin a short time before each rising edge of an externally generated CCLK.

For more information on serial PROMs, see the PROM data sheet at:

http://www.xilinx.com/bvdocs/publications/ds026.pdf.

Multiple FPGAs can be daisy-chained for configuration from a single source. After a particular FPGA has been configured, the data for the next device is routed to the DOUT pin. The data on the DOUT pin changes on the rising edge of CCLK.

The change of DOUT on the rising edge of CCLK differs from previous families, but does not cause a problem for

mixed configuration chains. This change was made to improve serial configuration rates for Virtex-only chains.

Figure 12 shows a full master/slave system. A Virtex device in slave-serial mode should be connected as shown in the third device from the left.

Slave-serial mode is selected by applying <111> or <011> to the mode pins (M2, M1, M0). A weak pull-up on the mode pins makes slave-serial the default mode if the pins are left unconnected. However, it is recommended to drive the configuration mode pins externally. Figure 13 shows slave-serial mode programming switching characteristics.

Table 8 provides more detail about the characteristics shown in Figure 13. Configuration must be delayed until the INIT pins of all daisy-chained FPGAs are High.



Virtex[™] 2.5 V Field Programmable Gate Arrays

DS003-3 (v4.0) March 1, 2013

Production Product Specification

Virtex Electrical Characteristics Definition of Terms

Electrical and switching characteristics are specified on a per-speed-grade basis and can be designated as Advance, Preliminary, or Production. Each designation is defined as follows:

Advance: These speed files are based on simulations only and are typically available soon after device design specifications are frozen. Although speed grades with this designation are considered relatively stable and conservative, some under-reporting might still occur.

Preliminary: These speed files are based on complete ES (engineering sample) silicon characterization. Devices and speed grades with this designation are intended to give a better indication of the expected performance of production silicon. The probability of under-reporting delays is greatly reduced as compared to Advance data.

Production: These speed files are released once enough production silicon of a particular device family member has been characterized to provide full correlation between speed files and devices over numerous production lots. There is no under-reporting of delays, and customers receive formal notification of any subsequent changes. Typically, the slowest speed grades transition to Production before faster speed grades.

All specifications are representative of worst-case supply voltage and junction temperature conditions. The parameters included are common to popular designs and typical applications. Contact the factory for design considerations requiring more detailed information.

Table 1 correlates the current status of each Virtex device with a corresponding speed file designation.

Table 1: Virtex Device Speed Grade Designations

| | Speed Grade Designations | | | | | |
|---------|--------------------------|-------------|------------|--|--|--|
| Device | Advance | Preliminary | Production | | | |
| XCV50 | | | -6, -5, -4 | | | |
| XCV100 | | | -6, -5, -4 | | | |
| XCV150 | | | -6, -5, -4 | | | |
| XCV200 | | | -6, -5, -4 | | | |
| XCV300 | | | -6, -5, -4 | | | |
| XCV400 | | | -6, -5, -4 | | | |
| XCV600 | | | -6, -5, -4 | | | |
| XCV800 | | | -6, -5, -4 | | | |
| XCV1000 | | | -6, -5, -4 | | | |

All specifications are subject to change without notice.



Virtex Switching Characteristics

All devices are 100% functionally tested. Internal timing parameters are derived from measuring internal test patterns. Listed below are representative values. For more specific, more precise, and worst-case guaranteed data, use the values reported by the static timing analyzer (TRCE

in the Xilinx Development System) and back-annotated to the simulation net list. All timing parameters assume worst-case operating conditions (supply voltage and junction temperature). Values apply to all Virtex devices unless otherwise noted.

IOB Input Switching Characteristics

Input delays associated with the pad are specified for LVTTL levels. For other standards, adjust the delays with the values shown in , page 6.

| | | | | Speed | Grade | | |
|--|---------|---------------------|------|-------|-------|-----|---------|
| Description | Device | Symbol | Min | -6 | -5 | -4 | Units |
| Propagation Delays | | | | | | | |
| Pad to I output, no delay | All | T _{IOPI} | 0.39 | 0.8 | 0.9 | 1.0 | ns, max |
| Pad to I output, with delay | XCV50 | T _{IOPID} | 0.8 | 1.5 | 1.7 | 1.9 | ns, max |
| | XCV100 | | 0.8 | 1.5 | 1.7 | 1.9 | ns, max |
| | XCV150 | | 0.8 | 1.5 | 1.7 | 1.9 | ns, max |
| | XCV200 | | 0.8 | 1.5 | 1.7 | 1.9 | ns, max |
| | XCV300 | | 0.8 | 1.5 | 1.7 | 1.9 | ns, max |
| | XCV400 | | 0.9 | 1.8 | 2.0 | 2.3 | ns, max |
| | XCV600 | | 0.9 | 1.8 | 2.0 | 2.3 | ns, max |
| | XCV800 | | 1.1 | 2.1 | 2.4 | 2.7 | ns, max |
| | XCV1000 | | 1.1 | 2.1 | 2.4 | 2.7 | ns, max |
| Pad to output IQ via transparent latch, no delay | All | T _{IOPLI} | 0.8 | 1.6 | 1.8 | 2.0 | ns, max |
| Pad to output IQ via transparent | XCV50 | T _{IOPLID} | 1.9 | 3.7 | 4.2 | 4.8 | ns, max |
| latch, with delay | XCV100 | | 1.9 | 3.7 | 4.2 | 4.8 | ns, max |
| | XCV150 | | 2.0 | 3.9 | 4.3 | 4.9 | ns, max |
| | XCV200 | | 2.0 | 4.0 | 4.4 | 5.1 | ns, max |
| | XCV300 | | 2.0 | 4.0 | 4.4 | 5.1 | ns, max |
| | XCV400 | | 2.1 | 4.1 | 4.6 | 5.3 | ns, max |
| | XCV600 | | 2.1 | 4.2 | 4.7 | 5.4 | ns, max |
| | XCV800 | | 2.2 | 4.4 | 4.9 | 5.6 | ns, max |
| | XCV1000 | | 2.3 | 4.5 | 5.1 | 5.8 | ns, max |
| Sequential Delays | | | · | | | | |
| Clock CLK | All | | | | | | |
| Minimum Pulse Width, High | | T _{CH} | 0.8 | 1.5 | 1.7 | 2.0 | ns, min |
| Minimum Pulse Width, Low | | T _{CL} | 0.8 | 1.5 | 1.7 | 2.0 | ns, min |
| Clock CLK to output IQ | | T _{IOCKIQ} | 0.2 | 0.7 | 0.7 | 8.0 | ns, max |



I/O Standard Global Clock Input Adjustments

| | | | | Speed | Grade | | |
|--|------------------------|-------------------------|-------|-------|-------|-------|------------|
| Description | Symbol | Standard ⁽¹⁾ | Min | -6 | -5 | -4 | Units |
| Data Input Delay Adjustments | | | | | | | |
| Standard-specific global clock input delay adjustments | T _{GPLVTTL} | LVTTL | 0 | 0 | 0 | 0 | ns, max |
| | T _{GPLVCMOS} | LVCMOS2 | -0.02 | -0.04 | -0.04 | -0.05 | ns, max |
| | T _{GPPCl33_3} | PCI, 33 MHz, 3.3 V | -0.05 | -0.11 | -0.12 | -0.14 | ns, max |
| | T _{GPPCl33_5} | PCI, 33 MHz, 5.0 V | 0.13 | 0.25 | 0.28 | 0.33 | ns, max |
| | T _{GPPCl66_3} | PCI, 66 MHz, 3.3 V | -0.05 | -0.11 | -0.12 | -0.14 | ns, max |
| | T _{GPGTL} | GTL | 0.7 | 0.8 | 0.9 | 0.9 | ns, max |
| | T _{GPGTLP} | GTL+ | 0.7 | 0.8 | 0.8 | 0.8 | ns, max |
| | T _{GPHSTL} | HSTL | 0.7 | 0.7 | 0.7 | 0.7 | ns, max |
| | T _{GPSSTL2} | SSTL2 | 0.6 | 0.52 | 0.51 | 0.50 | ns, max |
| | T _{GPSSTL3} | SSTL3 | 0.6 | 0.6 | 0.55 | 0.54 | ns, max |
| | T _{GPCTT} | СТТ | 0.7 | 0.7 | 0.7 | 0.7 | ns, max |
| | T _{GPAGP} | AGP | 0.6 | 0.54 | 0.53 | 0.52 | ns, max |

Notes:

^{1.} Input timing for GPLVTTL is measured at 1.4 V. For other I/O standards, see Table 3.



CLB Arithmetic Switching Characteristics

Setup times not listed explicitly can be approximated by decreasing the combinatorial delays by the setup time adjustment listed. Precise values are provided by the timing analyzer.

| | | | Speed | Grade | | |
|--|--------------------------------------|----------|-------------|-----------|---------|---------|
| Description | Symbol | Min | -6 | -5 | -4 | Units |
| Combinatorial Delays | | | | | • | • |
| F operand inputs to X via XOR | T _{OPX} | 0.37 | 0.8 | 0.9 | 1.0 | ns, max |
| F operand input to XB output | T _{OPXB} | 0.54 | 1.1 | 1.3 | 1.4 | ns, max |
| F operand input to Y via XOR | T _{OPY} | 0.8 | 1.5 | 1.7 | 2.0 | ns, max |
| F operand input to YB output | T _{OPYB} | 0.8 | 1.5 | 1.7 | 2.0 | ns, max |
| F operand input to COUT output | T _{OPCYF} | 0.6 | 1.2 | 1.3 | 1.5 | ns, max |
| G operand inputs to Y via XOR | T _{OPGY} | 0.46 | 1.0 | 1.1 | 1.2 | ns, max |
| G operand input to YB output | T _{OPGYB} | 0.8 | 1.6 | 1.8 | 2.1 | ns, max |
| G operand input to COUT output | T _{OPCYG} | 0.7 | 1.3 | 1.4 | 1.6 | ns, max |
| BX initialization input to COUT | T _{BXCY} | 0.41 | 0.9 | 1.0 | 1.1 | ns, max |
| CIN input to X output via XOR | T _{CINX} | 0.21 | 0.41 | 0.46 | 0.53 | ns, max |
| CIN input to XB | T _{CINXB} | 0.02 | 0.04 | 0.05 | 0.06 | ns, max |
| CIN input to Y via XOR | T _{CINY} | 0.23 | 0.46 | 0.52 | 0.6 | ns, max |
| CIN input to YB | T _{CINYB} | 0.23 | 0.45 | 0.51 | 0.6 | ns, max |
| CIN input to COUT output | T _{BYP} | 0.05 | 0.09 | 0.10 | 0.11 | ns, max |
| Multiplier Operation | | | | | | • |
| F1/2 operand inputs to XB output via AND | T _{FANDXB} | 0.18 | 0.36 | 0.40 | 0.46 | ns, max |
| F1/2 operand inputs to YB output via AND | T _{FANDYB} | 0.40 | 0.8 | 0.9 | 1.1 | ns, max |
| F1/2 operand inputs to COUT output via AND | T _{FANDCY} | 0.22 | 0.43 | 0.48 | 0.6 | ns, max |
| G1/2 operand inputs to YB output via AND | T _{GANDYB} | 0.25 | 0.50 | 0.6 | 0.7 | ns, max |
| G1/2 operand inputs to COUT output via AND | T _{GANDCY} | 0.07 | 0.13 | 0.15 | 0.17 | ns, max |
| Setup and Hold Times before/after Clock CLK ⁽¹⁾ | | Set | up Time / F | lold Time | • | • |
| CIN input to FFX | T _{CCKX} /T _{CKCX} | 0.50 / 0 | 1.0 / 0 | 1.2 / 0 | 1.3 / 0 | ns, min |
| CIN input to FFY | T _{CCKY} /T _{CKCY} | 0.53 / 0 | 1.1 / 0 | 1.2 / 0 | 1.4 / 0 | ns, min |

Notes:

^{1.} A Zero "0" Hold Time listing indicates no hold time or a negative hold time. Negative values can not be guaranteed "best-case", but if a "0" is listed, there is no positive hold time.



Virtex Pin-to-Pin Output Parameter Guidelines

All devices are 100% functionally tested. Listed below are representative values for typical pin locations and normal clock loading. Values are expressed in nanoseconds unless otherwise noted.

Global Clock Input to Output Delay for LVTTL, 12 mA, Fast Slew Rate, with DLL

| | | | | Speed | Grade | | |
|---|-----------------------|---------|-----|-------|-------|-----|---------|
| Description | Symbol | Device | Min | -6 | -5 | -4 | Units |
| LVTTL Global Clock Input to Output Delay using | T _{ICKOFDLL} | XCV50 | 1.0 | 3.1 | 3.3 | 3.6 | ns, max |
| Output Flip-flop, 12 mA, Fast Slew Rate, with DLL. For data output with different standards, adjust | | XCV100 | 1.0 | 3.1 | 3.3 | 3.6 | ns, max |
| delays with the values shown in Output Delay | | XCV150 | 1.0 | 3.1 | 3.3 | 3.6 | ns, max |
| Adjustments. | | XCV200 | 1.0 | 3.1 | 3.3 | 3.6 | ns, max |
| | | XCV300 | 1.0 | 3.1 | 3.3 | 3.6 | ns, max |
| | | XCV400 | 1.0 | 3.1 | 3.3 | 3.6 | ns, max |
| | | XCV600 | 1.0 | 3.1 | 3.3 | 3.6 | ns, max |
| | | XCV800 | 1.0 | 3.1 | 3.3 | 3.6 | ns, max |
| | | XCV1000 | 1.0 | 3.1 | 3.3 | 3.6 | ns, max |

Notes:

- 1. Listed above are representative values where one global clock input drives one vertical clock line in each accessible column, and where all accessible IOB and CLB flip-flops are clocked by the global clock net.
- Output timing is measured at 1.4 V with 35 pF external capacitive load for LVTTL. The 35 pF load does not apply to the Min values. For other I/O standards and different loads, see Table 2 and Table 3.
- 3. DLL output jitter is already included in the timing calculation.

Global Clock Input-to-Output Delay for LVTTL, 12 mA, Fast Slew Rate, without DLL

| Description | Symbol | Device | Min | -6 | -5 | -4 | Units |
|--|--------------------|---------|-----|-----|-----|-----|---------|
| LVTTL Global Clock Input to Output Delay using | T _{ICKOF} | XCV50 | 1.5 | 4.6 | 5.1 | 5.7 | ns, max |
| Output Flip-flop, 12 mA, Fast Slew Rate, <i>without</i> DLL. For data <i>output</i> with different standards, adjust | | XCV100 | 1.5 | 4.6 | 5.1 | 5.7 | ns, max |
| delays with the values shown in Input and Output | | XCV150 | 1.5 | 4.7 | 5.2 | 5.8 | ns, max |
| Delay Adjustments. For I/O standards requiring V _{RFF} , such as GTL, | | XCV200 | 1.5 | 4.7 | 5.2 | 5.8 | ns, max |
| GTL+, SSTL, HSTL, CTT, and AGO, an additional | | XCV300 | 1.5 | 4.7 | 5.2 | 5.9 | ns, max |
| 600 ps must be added. | | XCV400 | 1.5 | 4.8 | 5.3 | 6.0 | ns, max |
| | | XCV600 | 1.6 | 4.9 | 5.4 | 6.0 | ns, max |
| | | XCV800 | 1.6 | 4.9 | 5.5 | 6.2 | ns, max |
| | | XCV1000 | 1.7 | 5.0 | 5.6 | 6.3 | ns, max |

Notes:

- Listed above are representative values where one global clock input drives one vertical clock line in each accessible column, and where all accessible IOB and CLB flip-flops are clocked by the global clock net.
- 2. Output timing is measured at 1.4 V with 35 pF external capacitive load for LVTTL. The 35 pF load does not apply to the Min values. For other I/O standards and different loads, see Table 2 and Table 3.

Product Obsolete/Under Obsolescence







Virtex[™] 2.5 V Field Programmable Gate Arrays

DS003-4 (v4.0) March 1, 2013

Production Product Specification

Virtex Pin Definitions

Table 1: Special Purpose Pins

| Pin Name | Dedicated Pin | Direction | Description |
|--|------------------|-------------------------------|--|
| GCK0, GCK1, GCK2, GCK3 | Yes | Input | Clock input pins that connect to Global Clock Buffers. These pins become user inputs when not needed for clocks. |
| M0, M1, M2 | Yes | Input | Mode pins are used to specify the configuration mode. |
| CCLK | Yes | Input or Output | The configuration Clock I/O pin: it is an input for SelectMAP and slave-serial modes, and output in master-serial mode. After configuration, it is input only, logic level = Don't Care. |
| PROGRAM | Yes | Input | Initiates a configuration sequence when asserted Low. |
| DONE | Yes | Bidirectional | Indicates that configuration loading is complete, and that the start-up sequence is in progress. The output can be open drain. |
| INIT | No | Bidirectional (Open-drain) | When Low, indicates that the configuration memory is being cleared. The pin becomes a user I/O after configuration. |
| BUSY/ DOUT | No | Output | In SelectMAP mode, BUSY controls the rate at which configuration data is loaded. The pin becomes a user I/O after configuration unless the SelectMAP port is retained. |
| | | | In bit-serial modes, DOUT provides header information to downstream devices in a daisy-chain. The pin becomes a user I/O after configuration. |
| D0/DIN, D1, D2, D3, D4, D5, D6, D7 | No | Input or Output | In SelectMAP mode, D0 - D7 are configuration data pins. These pins become user I/Os after configuration unless the SelectMAP port is retained. In bit-serial modes, DIN is the single data input. This pin becomes a user |
| WRITE | No | Input | I/O after configuration. In SelectMAP mode, the active-low Write Enable signal. The pin becomes a user I/O after configuration unless the SelectMAP port is retained. |
| CS | No | Input | In SelectMAP mode, the active-low Chip Select signal. The pin becomes a user I/O after configuration unless the SelectMAP port is retained. |
| TDI, TDO, TMS, TCK | Yes | Mixed | Boundary-scan Test-Access-Port pins, as defined in IEEE 1149.1. |
| DXN, DXP | Yes | N/A | Temperature-sensing diode pins. (Anode: DXP, cathode: DXN) |
| V _{CCINT} | Yes | Input | Power-supply pins for the internal core logic. |
| V _{CCO} | Yes | Input | Power-supply pins for the output drivers (subject to banking rules) |
| V _{REF} | No | Input | Input threshold voltage pins. Become user I/Os when an external threshold voltage is not needed (subject to banking rules). |
| GND | Yes | Input | Ground |

^{© 1999-2013} Xilinx, Inc. All rights reserved. All Xilinx trademarks, registered trademarks, patents, and disclaimers are as listed at http://www.xilinx.com/legal.htm.
All other trademarks and registered trademarks are the property of their respective owners. All specifications are subject to change without notice.



Table 2: Virtex Pinout Tables (Chip-Scale and QFP Packages) (Continued)

| Pin Name | Device | CS144 | TQ144 | PQ/HQ240 |
|---|------------|---|---|--|
| V _{CCO} | All | Banks 0 and 1: A2, A13, D7 Banks 2 and 3: B12, G11, M13 Banks 4 and 5: N1, N7, N13 Banks 6 and 7: B2, G2, M2 | No I/O Banks in this package: 1, 17, 37, 55, 73, 92, 109, 128 | No I/O Banks in this package: 15, 30, 44, 61, 76, 90, 105, 121, 136, 150, 165, 180, 197, 212, 226, 240 |
| V _{RFF} Bank 0 | XCV50 | C4, D6 | 5, 13 | 218, 232 |
| (V _{REF} pins are listed | XCV100/150 | + B4 | + 7 | + 229 |
| incrementally. Connect | XCV200/300 | N/A | N/A | + 236 |
| all pins listed for both the required device | XCV400 | N/A | N/A | + 215 |
| and all smaller devices | XCV600 | N/A | N/A | + 230 |
| listed in the same package.) | XCV800 | N/A | N/A | + 222 |
| Within each bank, if input reference voltage is not required, all V _{REF} pins are general I/O. | | | | |
| V _{REF} , Bank 1 | XCV50 | A10, B8 | 22, 30 | 191, 205 |
| (V _{REF} pins are listed | XCV100/150 | + D9 | + 28 | + 194 |
| incrementally. Connect all pins listed for both | XCV200/300 | N/A | N/A | + 187 |
| the required device | XCV400 | N/A | N/A | + 208 |
| and all smaller devices listed in the same package.) Within each bank, if input reference voltage is not required, all V _{REF} pins are general I/O. | XCV600 | N/A | N/A | + 193 |
| | XCV800 | N/A | N/A | + 201 |
| V _{REF} , Bank 2 | XCV50 | D11, F10 | 42, 50 | 157, 171 |
| (V _{REF} pins are listed | XCV100/150 | + D13 | + 44 | + 168 |
| incrementally. Connect all pins listed for both the required device and all smaller devices listed in the same | XCV200/300 | N/A | N/A | + 175 |
| | XCV400 | N/A | N/A | + 154 |
| | XCV600 | N/A | N/A | + 169 |
| package.) Within each bank, if input reference voltage is not required, all V _{REF} pins are general I/O. | XCV800 | N/A | N/A | + 161 |



Table 2: Virtex Pinout Tables (Chip-Scale and QFP Packages) (Continued)

| Pin Name | Device | CS144 | TQ144 | PQ/HQ240 |
|--|------------|----------|---------|----------|
| V _{REF} , Bank 3 | XCV50 | H11, K12 | 60, 68 | 130, 144 |
| (V _{REF} pins are listed incrementally. Connect all pins listed for both | XCV100/150 | + J10 | + 66 | + 133 |
| | XCV200/300 | N/A | N/A | + 126 |
| the required device | XCV400 | N/A | N/A | + 147 |
| and all smaller devices listed in the same | XCV600 | N/A | N/A | + 132 |
| package.) | XCV800 | N/A | N/A | + 140 |
| Within each bank, if input reference voltage is not required, all V _{REF} pins are general I/O. | | | | |
| V _{REF} , Bank 4 | XCV50 | L8, L10 | 79, 87 | 97, 111 |
| (V _{REF} pins are listed | XCV100/150 | + N10 | + 81 | + 108 |
| incrementally. Connect all pins listed for both | XCV200/300 | N/A | N/A | + 115 |
| the required device and all smaller devices | XCV400 | N/A | N/A | + 94 |
| listed in the same | XCV600 | N/A | N/A | + 109 |
| package.) | XCV800 | N/A | N/A | + 101 |
| Within each bank, if input reference voltage is not required, all V _{REF} pins are general I/O. | | | | |
| V _{REF} , Bank 5 | XCV50 | L4, L6 | 96, 104 | 70, 84 |
| (V _{REF} pins are listed | XCV100/150 | + N4 | + 102 | + 73 |
| incrementally. Connect all pins listed for both | XCV200/300 | N/A | N/A | + 66 |
| the required device | XCV400 | N/A | N/A | + 87 |
| and all smaller devices listed in the same package.) | XCV600 | N/A | N/A | + 72 |
| | XCV800 | N/A | N/A | + 80 |
| Within each bank, if input reference voltage is not required, all V _{REF} pins are general I/O. | | | | |



Table 2: Virtex Pinout Tables (Chip-Scale and QFP Packages) (Continued)

| Pin Name | Device | CS144 | TQ144 | PQ/HQ240 |
|--|------------|--|--|--|
| V _{REF} , Bank 6 | XCV50 | H2, K1 | 116, 123 | 36, 50 |
| (V _{REF} pins are listed | XCV100/150 | + J3 | + 118 | + 47 |
| incrementally. Connect all pins listed for both | XCV200/300 | N/A | N/A | + 54 |
| the required device | XCV400 | N/A | N/A | + 33 |
| and all smaller devices listed in the same | XCV600 | N/A | N/A | + 48 |
| package.) | XCV800 | N/A | N/A | + 40 |
| Within each bank, if input reference voltage is not required, all V _{REF} pins are general I/O. | | | | |
| V _{REF} , Bank 7 | XCV50 | D4, E1 | 133, 140 | 9, 23 |
| (V _{REF} pins are listed | XCV100/150 | + D2 | + 138 | + 12 |
| incrementally. Connect all pins listed for both the required device and all smaller devices listed in the same | XCV200/300 | N/A | N/A | + 5 |
| | XCV400 | N/A | N/A | + 26 |
| | XCV600 | N/A | N/A | + 11 |
| package.) | XCV800 | N/A | N/A | + 19 |
| Within each bank, if input reference voltage is not required, all V _{REF} pins are general I/O. | | | | |
| GND | All | A1, B9, B11, C7, D5, E4, E11, F1, G10, J1, J12, L3, L5, L7, L9, N12 | 9, 18, 26, 35, 46, 54, 64, 75, 83, 91, 100, 111, 120, 129, 136, 144, | 1, 8, 14, 22, 29, 37, 45, 51, 59, 69, 75, 83, 91, 98, 106, 112, 119, 129, 135, 143, 151, 158, 166, 172, 182, 190, 196, 204, 211, 219, 227, 233 |



Table 3: Virtex Pinout Tables (BGA)

| Pin Name | Device | BG256 | BG352 | BG432 | BG560 |
|-----------|--------|-------|-------|-------|-------|
| GCK0 | All | Y11 | AE13 | AL16 | AL17 |
| GCK1 | All | Y10 | AF14 | AK16 | AJ17 |
| GCK2 | All | A10 | B14 | A16 | D17 |
| GCK3 | All | B10 | D14 | D17 | A17 |
| MO | All | Y1 | AD24 | AH28 | AJ29 |
| M1 | All | U3 | AB23 | AH29 | AK30 |
| M2 | All | W2 | AC23 | AJ28 | AN32 |
| CCLK | All | B19 | C3 | D4 | C4 |
| PROGRAM | All | Y20 | AC4 | АН3 | AM1 |
| DONE | All | W19 | AD3 | AH4 | AJ5 |
| INIT | All | U18 | AD2 | AJ2 | AH5 |
| BUSY/DOUT | All | D18 | E4 | D3 | D4 |
| D0/DIN | All | C19 | D3 | C2 | E4 |
| D1 | All | E20 | G1 | K4 | K3 |
| D2 | All | G19 | J3 | K2 | L4 |
| D3 | All | J19 | M3 | P4 | P3 |
| D4 | All | M19 | R3 | V4 | W4 |
| D5 | All | P19 | U4 | AB1 | AB5 |
| D6 | All | T20 | V3 | AB3 | AC4 |
| D7 | All | V19 | AC3 | AG4 | AJ4 |
| WRITE | All | A19 | D5 | B4 | D6 |
| CS | All | B18 | C4 | D5 | A2 |
| TDI | All | C17 | В3 | В3 | D5 |
| TDO | All | A20 | D4 | C4 | E6 |
| TMS | All | D3 | D23 | D29 | B33 |
| TCK | All | A1 | C24 | D28 | E29 |
| DXN | All | W3 | AD23 | AH27 | AK29 |
| DXP | All | V4 | AE24 | AK29 | AJ28 |



Table 4: Virtex Pinout Tables (Fine-Pitch BGA) (Continued)

| Pin Name | Device | FG256 | FG456 | FG676 | FG680 |
|---|------------|----------|---------------|----------------------------|--------------------------------|
| V _{REF} , Bank 1 | XCV50 | B9, C11 | N/A | N/A | N/A |
| (VREF pins are listed | XCV100/150 | + E11 | A18, B13, E14 | N/A | N/A |
| incrementally. Connect all pins listed for both | XCV200/300 | + A14 | + A19 | N/A | N/A |
| the required device and all smaller devices | XCV400 | N/A | N/A | A14, C20, C21, D15, G16 | N/A |
| listed in the same package.) Within each bank, if | XCV600 | N/A | N/A | + B19 | B6, B8, B18, D11, D13, D17 |
| input reference voltage | XCV800 | N/A | N/A | + A17 | + B14 |
| is not required, all V _{REF} pins are general I/O. | XCV1000 | N/A | N/A | N/A | + B5 |
| V _{REF} , Bank 2 | XCV50 | F13, H13 | N/A | N/A | N/A |
| (V _{REF} pins are listed | XCV100/150 | + F14 | F21, H18, K21 | N/A | N/A |
| incrementally. Connect all pins listed for both | XCV200/300 | + E13 | + D22 | N/A | N/A |
| the required device and all smaller devices listed in the same package.) Within each bank, if | XCV400 | N/A | N/A | F24, H23, K20, M23, M26 | N/A |
| | XCV600 | N/A | N/A | + G26 | G1, H4, J1, L2, V5, W3 |
| input reference voltage | XCV800 | N/A | N/A | + K25 | + N1 |
| is not required, all V _{REF} pins are general I/O. | XCV1000 | N/A | N/A | N/A | + D2 |
| V _{REF} , Bank 3 | XCV50 | K16, L14 | N/A | N/A | N/A |
| (V _{REF} pins are listed | XCV100/150 | + L13 | N21, R19, U21 | N/A | N/A |
| incrementally. Connect all pins listed for both | XCV200/300 | + M13 | + U20 | N/A | N/A |
| the required device and all smaller devices listed in the same package.) Within each bank, if | XCV400 | N/A | N/A | R23, R25, U21, W22, W23 | N/A |
| | XCV600 | N/A | N/A | + W26 | AC1, AJ2, AK3, AL4, AR1, Y1 |
| input reference voltage | XCV800 | N/A | N/A | + U25 | + AF3 |
| is not required, all V _{REF} pins are general I/O. | XCV1000 | N/A | N/A | N/A | + AP4 |



Table 4: Virtex Pinout Tables (Fine-Pitch BGA) (Continued)

| Pin Name | Device | FG256 | FG456 | FG676 | FG680 |
|--|--------|-------|---|---|-------|
| No Connect (No-connect pins are listed incrementally. All pins listed for both the required device and all larger devices listed in the same package are no connects.) | XCV800 | N/A | N/A | A2, A3, A15, A25, B1, B6, B11, B16, B21, B24, B26, C1, C2, C25, C26, F2, F6, F21, F25, L2, L25, N25, P2, T2, T25, AA2, AA6, AA21, AA25, AD1, AD2, AD25, AE1, AE3, AE6, AE11, AE14, AE16, AE21, AE24, AE26, AF2, AF24, AF25 | N/A |
| | XCV600 | N/A | N/A | same as above | N/A |
| | XCV400 | N/A | N/A | + A9, A10, A13, A16, A24, AC1, AC25, AE12, AE15, AF3, AF10, AF11, AF13, AF14, AF16, AF18, AF23, B4, B12, B13, B15, B17, D1, D25, H26, J1, K26, L1, M1, M25, N1, N26, P1, P26, R2, R26, T1, T26, U26, V1 | N/A |
| | XCV300 | N/A | D4, D19, W4, W19 | N/A | N/A |
| | XCV200 | N/A | + A2, A6, A12, B11, B16, C2, D1, D18, E17, E19, G2, G22, L2, L19, M2, M21, R3, R20, U3, U18, Y22, AA1, AA3, AA11, AA16, AB7, AB12, AB21, | N/A | N/A |
| | XCV150 | N/A | + A13, A14, C8, C9, E13, F11, H21, J1, J4, K2, K18, K19, M17, N1, P1, P5, P22, R22, W13, W15, AA9, AA10, AB8, AB14 | N/A | N/A |



PQ240/HQ240 Pin Function Diagram





Figure 3: PQ240/HQ240 Pin Function Diagram



BG432 Pin Function Diagram



DS003_21_100300

Figure 6: BG432 Pin Function Diagram