



Welcome to [E-XFL.COM](https://www.e-xfl.com)

Understanding [Embedded - FPGAs \(Field Programmable Gate Array\)](#)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details

| | |
|--------------------------------|---|
| Product Status | Obsolete |
| Number of LABs/CLBs | 4704 |
| Number of Logic Elements/Cells | 21168 |
| Total RAM Bits | 114688 |
| Number of I/O | 512 |
| Number of Gates | 888439 |
| Voltage - Supply | 2.375V ~ 2.625V |
| Mounting Type | Surface Mount |
| Operating Temperature | 0°C ~ 85°C (TJ) |
| Package / Case | 680-LBGA Exposed Pad |
| Supplier Device Package | 680-FTEBGA (40x40) |
| Purchase URL | https://www.e-xfl.com/product-detail/xilinx/xcv800-4fg680c |

Virtex Device/Package Combinations and Maximum I/O

Table 3: Virtex Family Maximum User I/O by Device/Package (Excluding Dedicated Clock Pins)

| Package | XCV50 | XCV100 | XCV150 | XCV200 | XCV300 | XCV400 | XCV600 | XCV800 | XCV1000 |
|---------|-------|--------|--------|--------|--------|--------|--------|--------|---------|
| CS144 | 94 | 94 | | | | | | | |
| TQ144 | 98 | 98 | | | | | | | |
| PQ240 | 166 | 166 | 166 | 166 | 166 | | | | |
| HQ240 | | | | | | 166 | 166 | 166 | |
| BG256 | 180 | 180 | 180 | 180 | | | | | |
| BG352 | | | 260 | 260 | 260 | | | | |
| BG432 | | | | | 316 | 316 | 316 | 316 | |
| BG560 | | | | | | 404 | 404 | 404 | 404 |
| FG256 | 176 | 176 | 176 | 176 | | | | | |
| FG456 | | | 260 | 284 | 312 | | | | |
| FG676 | | | | | | 404 | 444 | 444 | |
| FG680 | | | | | | | 512 | 512 | 512 |

Virtex Ordering Information



Figure 1: Virtex Ordering Information



Virtex™ 2.5 V Field Programmable Gate Arrays

DS003-2 (v4.0) March 1, 2013

Product Specification

Architectural Description

Virtex Array

The Virtex user-programmable gate array, shown in [Figure 1](#), comprises two major configurable elements: configurable logic blocks (CLBs) and input/output blocks (IOBs).

- CLBs provide the functional elements for constructing logic
- IOBs provide the interface between the package pins and the CLBs

CLBs interconnect through a general routing matrix (GRM). The GRM comprises an array of routing switches located at the intersections of horizontal and vertical routing channels. Each CLB nests into a VersaBlock™ that also provides local routing resources to connect the CLB to the GRM.

The VersaRing™ I/O interface provides additional routing resources around the periphery of the device. This routing improves I/O routability and facilitates pin locking.

The Virtex architecture also includes the following circuits that connect to the GRM.

- Dedicated block memories of 4096 bits each
- Clock DLLs for clock-distribution delay compensation and clock domain control
- 3-State buffers (BUFTs) associated with each CLB that drive dedicated segmentable horizontal routing resources

Values stored in static memory cells control the configurable logic elements and interconnect resources. These values load into the memory cells on power-up, and can reload if necessary to change the function of the device.


Input/Output Block

The Virtex IOB, [Figure 2](#), features SelectIO™ inputs and outputs that support a wide variety of I/O signalling standards, see [Table 1](#).

The three IOB storage elements function either as edge-triggered D-type flip-flops or as level sensitive latches. Each IOB has a clock signal (CLK) shared by the three flip-flops and independent clock enable signals for each flip-flop.

In addition to the CLK and CE control signals, the three flip-flops share a Set/Reset (SR). For each flip-flop, this signal can be independently configured as a synchronous Set, a synchronous Reset, an asynchronous Preset, or an asynchronous Clear.

The output buffer and all of the IOB control signals have independent polarity controls.



vao_b.eps

Figure 1: Virtex Architecture Overview

All pads are protected against damage from electrostatic discharge (ESD) and from over-voltage transients. Two forms of over-voltage protection are provided, one that permits 5 V compliance, and one that does not. For 5 V compliance, a Zener-like structure connected to ground turns on when the output rises to approximately 6.5 V. When PCI 3.3 V compliance is required, a conventional clamp diode is connected to the output supply voltage, V_{CCO} .

Optional pull-up and pull-down resistors and an optional weak-keeper circuit are attached to each pad. Prior to configuration, all pins not involved in configuration are forced into their high-impedance state. The pull-down resistors and the weak-keeper circuits are inactive, but inputs can optionally be pulled up.

The activation of pull-up resistors prior to configuration is controlled on a global basis by the configuration mode pins. If the pull-up resistors are not activated, all the pins will float. Consequently, external pull-up or pull-down resistors must be provided on pins required to be at a well-defined logic level prior to configuration.

All Virtex IOBs support IEEE 1149.1-compatible boundary scan testing.

more I/O pins convert to V_{REF} pins. Since these are always a superset of the V_{REF} pins used for smaller devices, it is possible to design a PCB that permits migration to a larger device if necessary. All the V_{REF} pins for the largest device anticipated must be connected to the V_{REF} voltage, and not used for I/O.

In smaller devices, some V_{CCO} pins used in larger devices do not connect within the package. These unconnected pins can be left unconnected externally, or can be connected to the V_{CCO} voltage to permit migration to a larger device if necessary.

In TQ144 and PQ/HQ240 packages, all V_{CCO} pins are bonded together internally, and consequently the same V_{CCO} voltage must be connected to all of them. In the CS144 package, bank pairs that share a side are interconnected internally, permitting four choices for V_{CCO} . In both cases, the V_{REF} pins remain internally connected as eight banks, and can be used as described previously.

Configurable Logic Block

The basic building block of the Virtex CLB is the logic cell (LC). An LC includes a 4-input function generator, carry logic, and a storage element. The output from the function generator in each LC drives both the CLB output and the D input of the flip-flop. Each Virtex CLB contains four LCs, organized in two similar slices, as shown in Figure 4.

Figure 5 shows a more detailed view of a single slice.

In addition to the four basic LCs, the Virtex CLB contains logic that combines function generators to provide functions

of five or six inputs. Consequently, when estimating the number of system gates provided by a given device, each CLB counts as 4.5 LCs.

Look-Up Tables

Virtex function generators are implemented as 4-input look-up tables (LUTs). In addition to operating as a function generator, each LUT can provide a 16 x 1-bit synchronous RAM. Furthermore, the two LUTs within a slice can be combined to create a 16 x 2-bit or 32 x 1-bit synchronous RAM, or a 16x1-bit dual-port synchronous RAM.

The Virtex LUT can also provide a 16-bit shift register that is ideal for capturing high-speed or burst-mode data. This mode can also be used to store data in applications such as Digital Signal Processing.

Storage Elements

The storage elements in the Virtex slice can be configured either as edge-triggered D-type flip-flops or as level-sensitive latches. The D inputs can be driven either by the function generators within the slice or directly from slice inputs, bypassing the function generators.

In addition to Clock and Clock Enable signals, each Slice has synchronous set and reset signals (SR and BY). SR forces a storage element into the initialization state specified for it in the configuration. BY forces it into the opposite state. Alternatively, these signals can be configured to operate asynchronously. All of the control signals are independently invertible, and are shared by the two flip-flops within the slice.



Figure 4: 2-Slice Virtex CLB




Figure 11: Boundary Scan Bit Sequence

Table 5: Boundary Scan Instructions

| Boundary-Scan Command | Binary Code(4:0) | Description |
|-----------------------|------------------|---|
| EXTEST | 00000 | Enables boundary-scan EXTEST operation |
| SAMPLE/PRELOAD | 00001 | Enables boundary-scan SAMPLE/PRELOAD operation |
| USER 1 | 00010 | Access user-defined register 1 |
| USER 2 | 00011 | Access user-defined register 2 |
| CFG_OUT | 00100 | Access the configuration bus for read operations. |
| CFG_IN | 00101 | Access the configuration bus for write operations. |
| INTEST | 00111 | Enables boundary-scan INTEST operation |
| USERCODE | 01000 | Enables shifting out USER code |
| IDCODE | 01001 | Enables shifting out of ID Code |
| HIGHZ | 01010 | 3-states output pins while enabling the Bypass Register |
| JSTART | 01100 | Clock the start-up sequence when StartupClk is TCK |
| BYPASS | 11111 | Enables BYPASS |
| RESERVED | All other codes | Xilinx reserved instructions |

Identification Registers

The IDCODE register is supported. By using the IDCODE, the device connected to the JTAG port can be determined.

The IDCODE register has the following binary format:

vvvv:ffff:ffa:aaaa:aaaa:cccc:cccc:ccc1

where

v = the die version number

f = the family code (03h for Virtex family)

a = the number of CLB rows (ranges from 010h for XCV50 to 040h for XCV1000)

c = the company code (49h for Xilinx)

The USERCODE register is supported. By using the USERCODE, a user-programmable identification code can be loaded and shifted out for examination. The identification code is embedded in the bitstream during bitstream generation and is valid only after configuration.

Table 6: IDCODEs Assigned to Virtex FPGAs

| FPGA | IDCODE |
|---------|-----------|
| XCV50 | v0610093h |
| XCV100 | v0614093h |
| XCV150 | v0618093h |
| XCV200 | v061C093h |
| XCV300 | v0620093h |
| XCV400 | v0628093h |
| XCV600 | v0630093h |
| XCV800 | v0638093h |
| XCV1000 | v0640093h |

Including Boundary Scan in a Design

Since the boundary scan pins are dedicated, no special element needs to be added to the design unless an internal data register (USER1 or USER2) is desired.

If an internal data register is used, insert the boundary scan symbol and connect the necessary pins as appropriate.

Development System


Virtex FPGAs are supported by the Xilinx Foundation and Alliance CAE tools. The basic methodology for Virtex design consists of three interrelated steps: design entry, implementation, and verification. Industry-standard tools are used for design entry and simulation (for example, Synopsys FPGA Express), while Xilinx provides proprietary architecture-specific tools for implementation.

The Xilinx development system is integrated under the Xilinx Design Manager (XDM™) software, providing design-

3. At the rising edge of CCLK: If BUSY is Low, the data is accepted on this clock. If BUSY is High (from a previous write), the data is not accepted. Acceptance will instead occur on the first clock after BUSY goes Low, and the data must be held until this has happened.
4. Repeat steps 2 and 3 until all the data has been sent.

5. De-assert $\overline{\text{CS}}$ and $\overline{\text{WRITE}}$.

A flowchart for the write operation appears in [Figure 17](#). Note that if CCLK is slower than f_{CCNH} , the FPGA never asserts BUSY. In this case, the above handshake is unnecessary, and data can simply be entered into the FPGA every CCLK cycle.



ds003_16_071902

Figure 16: Write Operations




Figure 18: SelectMAP Write Abort Waveforms

Boundary-Scan Mode

In the boundary-scan mode, configuration is done through the IEEE 1149.1 Test Access Port. Note that the **PROGRAM** pin must be pulled High prior to reconfiguration. A Low on the **PROGRAM** pin resets the TAP controller and no JTAG operations can be performed.

Configuration through the TAP uses the **CFG_IN** instruction. This instruction allows data input on TDI to be converted into data packets for the internal configuration bus.

The following steps are required to configure the FPGA through the boundary-scan port (when using TCK as a start-up clock).

1. Load the **CFG_IN** instruction into the boundary-scan instruction register (IR)
2. Enter the Shift-DR (SDR) state
3. Shift a configuration bitstream into TDI
4. Return to Run-Test-Idle (RTI)
5. Load the **JSTART** instruction into IR
6. Enter the SDR state
7. Clock TCK through the startup sequence
8. Return to RTI

Configuration and readback via the TAP is always available. The boundary-scan mode is selected by a <101> or 001> on the mode pins (M2, M1, M0). For details on TAP characteristics, refer to XAPP139.

Configuration Sequence

The configuration of Virtex devices is a three-phase process. First, the configuration memory is cleared. Next, configuration data is loaded into the memory, and finally, the logic is activated by a start-up process.

Configuration is automatically initiated on power-up unless it is delayed by the user, as described below. The configuration process can also be initiated by asserting **PROGRAM**.

The end of the memory-clearing phase is signalled by **INIT** going High, and the completion of the entire process is signalled by **DONE** going High.

The power-up timing of configuration signals is shown in Figure 19. The corresponding timing characteristics are listed in Table 10.




Figure 19: Power-Up Timing Configuration Signals

Table 10: Power-up Timing Characteristics

| Description | Symbol | Value | Units |
|---------------------|----------------------|-------|---------|
| Power-on Reset | T _{POR} | 2.0 | ms, max |
| Program Latency | T _{PL} | 100.0 | μs, max |
| CCLK (output) Delay | T _{ICCK} | 0.5 | μs, min |
| | | 4.0 | μs, max |
| Program Pulse Width | T _{PROGRAM} | 300 | ns, min |

Delaying Configuration

INIT can be held Low using an open-drain driver. An open-drain is required since **INIT** is a bidirectional open-drain pin that is held Low by the FPGA while the configuration memory is being cleared. Extending the time that the pin is Low causes the configuration sequencer to wait. Thus, configuration is delayed by preventing entry into the phase where data is loaded.

Start-Up Sequence

The default Start-up sequence is that one CCLK cycle after **DONE** goes High, the global 3-state signal (GTS) is released. This permits device outputs to turn on as necessary.

One CCLK cycle later, the Global Set/Reset (GSR) and Global Write Enable (GWE) signals are released. This permits the internal storage elements to begin changing state in response to the logic and the user clock.

The relative timing of these events can be changed. In addition, the GTS, GSR, and GWE events can be made dependent on the **DONE** pins of multiple devices all going High, forcing the devices to start in synchronism. The sequence can also be paused at any stage until lock has been achieved on any or all DLLs.

Data Stream Format

Virtex devices are configured by sequentially loading frames of data. Table 11 lists the total number of bits required to configure each device. For more detailed information, see application note XAPP151 “Virtex Configuration Architecture Advanced Users Guide”.

Table 11: Virtex Bit-Stream Lengths

| Device | # of Configuration Bits |
|---------|-------------------------|
| XCV50 | 559,200 |
| XCV100 | 781,216 |
| XCV150 | 1,040,096 |
| XCV200 | 1,335,840 |
| XCV300 | 1,751,808 |
| XCV400 | 2,546,048 |
| XCV600 | 3,607,968 |
| XCV800 | 4,715,616 |
| XCV1000 | 6,127,744 |

Readback

The configuration data stored in the Virtex configuration memory can be readback for verification. Along with the configuration data it is possible to readback the contents all flip-flops/latches, LUTRAMs, and block RAMs. This capability is used for real-time debugging.

For more detailed information, see Application Note XAPP138: *Virtex FPGA Series Configuration and Readback*, available online at www.xilinx.com.

Revision History

| Date | Version | Revision |
|-------|---------|---|
| 11/98 | 1.0 | Initial Xilinx release. |
| 01/99 | 1.2 | Updated package drawings and specs. |
| 02/99 | 1.3 | Update of package drawings, updated specifications. |
| 05/99 | 1.4 | Addition of package drawings and specifications. |
| 05/99 | 1.5 | Replaced FG 676 & FG680 package drawings. |
| 07/99 | 1.6 | Changed Boundary Scan Information and changed Figure 11, Boundary Scan Bit Sequence. Updated IOB Input & Output delays. Added Capacitance info for different I/O Standards. Added 5 V tolerant information. Added DLL Parameters and waveforms and new Pin-to-pin Input and Output Parameter tables for Global Clock Input to Output and Setup and Hold. Changed Configuration Information including Figures 12, 14, 17 & 19. Added device-dependent listings for quiescent currents ICCINTQ and ICCOQ. Updated IOB Input and Output Delays based on default standard of LVTTTL, 12 mA, Fast Slew Rate. Added IOB Input Switching Characteristics Standard Adjustments. |
| 09/99 | 1.7 | Speed grade update to preliminary status, Power-on specification and Clock-to-Out Minimums additions, “0” hold time listing explanation, quiescent current listing update, and Figure 6 ADDRA input label correction. Added T _{IJITCC} parameter, changed T _{OJIT} to T _{OPHASE} . |
| 01/00 | 1.8 | Update to speed.txt file 1.96. Corrections for CRs 111036, 111137, 112697, 115479, 117153, 117154, and 117612. Modified notes for Recommended Operating Conditions (voltage and temperature). Changed Bank information for V _{CCO} in CS144 package on p.43. |

| Date | Version | Revision |
|----------|---------|--|
| 01/00 | 1.9 | Updated DLL Jitter Parameter table and waveforms, added Delay Measurement Methodology table for different I/O standards, changed buffered Hex line info and Input/Output Timing measurement notes. |
| 03/00 | 2.0 | New TBCKO values; corrected FG680 package connection drawing; new note about status of CCLK pin after configuration. |
| 05/00 | 2.1 | Modified “Pins not listed...” statement. Speed grade update to Final status. |
| 05/00 | 2.2 | Modified Table 18. |
| 09/00 | 2.3 | <ul style="list-style-type: none"> Added XCV400 values to table under Minimum Clock-to-Out for Virtex Devices. Corrected Units column in table under IOB Input Switching Characteristics. Added values to table under CLB SelectRAM Switching Characteristics. |
| 10/00 | 2.4 | <ul style="list-style-type: none"> Corrected Pinout information for devices in the BG256, BG432, and BG560 packages in Table 18. Corrected BG256 Pin Function Diagram. |
| 04/01 | 2.5 | <ul style="list-style-type: none"> Revised minimums for Global Clock Set-Up and Hold for LVTTTL Standard, with DLL. Updated SelectMAP Write Timing Characteristics values in Table 9. Converted file to modularized format. See the Virtex Data Sheet section. |
| 07/19/01 | 2.6 | <ul style="list-style-type: none"> Made minor edits to text under Configuration. |
| 07/19/02 | 2.7 | <ul style="list-style-type: none"> Made minor edit to Figure 16 and Figure 18. |
| 09/10/02 | 2.8 | <ul style="list-style-type: none"> Added clarifications in the Configuration, Boundary-Scan Mode, and Block SelectRAM sections. Revised Figure 17. |
| 12/09/02 | 2.8.1 | <ul style="list-style-type: none"> Added clarification in the Boundary Scan section. Corrected number of buffered Hex lines listed in General Purpose Routing section. |
| 03/01/13 | 4.0 | The products listed in this data sheet are obsolete. See XCN10016 for further information. |

Virtex Data Sheet

The Virtex Data Sheet contains the following modules:

- DS003-1, Virtex 2.5V FPGAs:
Introduction and Ordering Information (Module 1)
- DS003-2, Virtex 2.5V FPGAs:
Functional Description (Module 2)
- DS003-3, Virtex 2.5V FPGAs:
DC and Switching Characteristics (Module 3)
- DS003-4, Virtex 2.5V FPGAs:
Pinout Tables (Module 4)

| Description | Symbol | Speed Grade | | | | Units |
|---|---------------------------|-------------------------------|---------|---------|---------|---------|
| | | Min | -6 | -5 | -4 | |
| Clock CLK to Pad delay with OBUFT enabled (non-3-state) | T_{IOCKP} | 1.0 | 2.9 | 3.2 | 3.5 | ns, max |
| Clock CLK to Pad high-impedance (synchronous) ⁽¹⁾ | T_{IOCKHZ} | 1.1 | 2.3 | 2.5 | 2.9 | ns, max |
| Clock CLK to valid data on Pad delay, plus enable delay for OBUFT | T_{IOCKON} | 1.5 | 3.4 | 3.7 | 4.1 | ns, max |
| Setup and Hold Times before/after Clock CLK⁽²⁾ | | Setup Time / Hold Time | | | | |
| O input | T_{IOOCK}/T_{IOCKO} | 0.51 / 0 | 1.1 / 0 | 1.2 / 0 | 1.3 / 0 | ns, min |
| OCE input | $T_{IOOCECK}/T_{IOCKOCE}$ | 0.37 / 0 | 0.8 / 0 | 0.9 / 0 | 1.0 / 0 | ns, min |
| SR input (OFF) | $T_{IOSRCKO}/T_{IOCKOSR}$ | 0.52 / 0 | 1.1 / 0 | 1.2 / 0 | 1.4 / 0 | ns, min |
| 3-State Setup Times, T input | T_{IOTCK}/T_{IOCKT} | 0.34 / 0 | 0.7 / 0 | 0.8 / 0 | 0.9 / 0 | ns, min |
| 3-State Setup Times, TCE input | $T_{IOTCECK}/T_{IOCKTCE}$ | 0.41 / 0 | 0.9 / 0 | 0.9 / 0 | 1.1 / 0 | ns, min |
| 3-State Setup Times, SR input (TFF) | $T_{IOSRCKT}/T_{IOCKTSR}$ | 0.49 / 0 | 1.0 / 0 | 1.1 / 0 | 1.3 / 0 | ns, min |
| Set/Reset Delays | | | | | | |
| SR input to Pad (asynchronous) | T_{IOSRP} | 1.6 | 3.8 | 4.1 | 4.6 | ns, max |
| SR input to Pad high-impedance (asynchronous) ⁽¹⁾ | T_{IOSRHZ} | 1.6 | 3.1 | 3.4 | 3.9 | ns, max |
| SR input to valid data on Pad (asynchronous) | T_{IOSRON} | 2.0 | 4.2 | 4.6 | 5.1 | ns, max |
| GSR to Pad | T_{IOGSRQ} | 4.9 | 9.7 | 10.9 | 12.5 | ns, max |

Notes:

1. 3-state turn-off delays should not be adjusted.
2. A Zero "0" Hold Time listing indicates no hold time or a negative hold time. Negative values can not be guaranteed "best-case", but if a "0" is listed, there is no positive hold time.

IOB Output Switching Characteristics Standard Adjustments

Output delays terminating at a pad are specified for LVTTTL with 12 mA drive and fast slew rate. For other standards, adjust the delays by the values shown.

| Description | Symbol | Standard ⁽¹⁾ | Speed Grade | | | | Unit s |
|--|-------------------------|-------------------------|-------------|-------|-------|-------|-----------|
| | | | Min | -6 | -5 | -4 | |
| Output Delay Adjustments | | | | | | | |
| Standard-specific adjustments for output delays terminating at pads (based on standard capacitive load, Csl) | T _{OLVTTL_S2} | LVTTL, Slow, 2 mA | 4.2 | 14.7 | 15.8 | 17.0 | ns |
| | T _{OLVTTL_S4} | 4 mA | 2.5 | 7.5 | 8.0 | 8.6 | ns |
| | T _{OLVTTL_S6} | 6 mA | 1.8 | 4.8 | 5.1 | 5.6 | ns |
| | T _{OLVTTL_S8} | 8 mA | 1.2 | 3.0 | 3.3 | 3.5 | ns |
| | T _{OLVTTL_S12} | 12 mA | 1.0 | 1.9 | 2.1 | 2.2 | ns |
| | T _{OLVTTL_S16} | 16 mA | 0.9 | 1.7 | 1.9 | 2.0 | ns |
| | T _{OLVTTL_S24} | 24 mA | 0.8 | 1.3 | 1.4 | 1.6 | ns |
| | T _{OLVTTL_F2} | LVTTL, Fast, 2mA | 1.9 | 13.1 | 14.0 | 15.1 | ns |
| | T _{OLVTTL_F4} | 4 mA | 0.7 | 5.3 | 5.7 | 6.1 | ns |
| | T _{OLVTTL_F6} | 6 mA | 0.2 | 3.1 | 3.3 | 3.6 | ns |
| | T _{OLVTTL_F8} | 8 mA | 0.1 | 1.0 | 1.1 | 1.2 | ns |
| | T _{OLVTTL_F12} | 12 mA | 0 | 0 | 0 | 0 | ns |
| | T _{OLVTTL_F16} | 16 mA | −0.10 | −0.05 | −0.05 | −0.05 | ns |
| | T _{OLVTTL_F24} | 24 mA | −0.10 | −0.20 | −0.21 | −0.23 | ns |
| | T _{OLVCMOS2} | LVC MOS2 | 0.10 | 0.10 | 0.11 | 0.12 | ns |
| | T _{OPCI33_3} | PCI, 33 MHz, 3.3 V | 0.50 | 2.3 | 2.5 | 2.7 | ns |
| | T _{OPCI33_5} | PCI, 33 MHz, 5.0 V | 0.40 | 2.8 | 3.0 | 3.3 | ns |
| | T _{OPCI66_3} | PCI, 66 MHz, 3.3 V | 0.10 | −0.40 | −0.42 | −0.46 | ns |
| | T _{OGTL} | GTL | 0.6 | 0.50 | 0.54 | 0.6 | ns |
| | T _{OGTLP} | GTL+ | 0.7 | 0.8 | 0.9 | 1.0 | ns |
| | T _{OHSTL_I} | HSTL I | 0.10 | −0.50 | −0.53 | −0.5 | ns |
| | T _{OHSTL_III} | HSTL III | −0.10 | −0.9 | −0.9 | −1.0 | ns |
| | T _{OHSTL_IV} | HSTL IV | −0.20 | −1.0 | −1.0 | −1.1 | ns |
| | T _{OSSTL2_I} | SSTL2 I | −0.10 | −0.50 | −0.53 | −0.5 | ns |
| | T _{OSSTL2_II} | SSTL2 II | −0.20 | −0.9 | −0.9 | −1.0 | ns |
| | T _{OSSTL3_I} | SSTL3 I | −0.20 | −0.50 | −0.53 | −0.5 | ns |
| | T _{OSSTL3_II} | SSTL3 II | −0.30 | −1.0 | −1.0 | −1.1 | ns |
| | T _{OCTT} | CTT | 0 | −0.6 | −0.6 | −0.6 | ns |
| | T _{OAGP} | AGP | 0 | −0.9 | −0.9 | −1.0 | ns |

Notes:

- Output timing is measured at 1.4 V with 35 pF external capacitive load for LVTTTL. For other I/O standards and different loads, see [Table 2](#) and [Table 3](#).

Calculation of $T_{i\text{oop}}$ as a Function of Capacitance

$T_{i\text{oop}}$ is the propagation delay from the O Input of the IOB to the pad. The values for $T_{i\text{oop}}$ were based on the standard capacitive load (C_{sl}) for each I/O standard as listed in Table 2.

Table 2: Constants for Calculating $T_{i\text{oop}}$

| Standard | Csl (pF) | fl (ns/pF) |
|----------------------------------|----------|------------|
| LVTTL Fast Slew Rate, 2mA drive | 35 | 0.41 |
| LVTTL Fast Slew Rate, 4mA drive | 35 | 0.20 |
| LVTTL Fast Slew Rate, 6mA drive | 35 | 0.13 |
| LVTTL Fast Slew Rate, 8mA drive | 35 | 0.079 |
| LVTTL Fast Slew Rate, 12mA drive | 35 | 0.044 |
| LVTTL Fast Slew Rate, 16mA drive | 35 | 0.043 |
| LVTTL Fast Slew Rate, 24mA drive | 35 | 0.033 |
| LVTTL Slow Slew Rate, 2mA drive | 35 | 0.41 |
| LVTTL Slow Slew Rate, 4mA drive | 35 | 0.20 |
| LVTTL Slow Slew Rate, 6mA drive | 35 | 0.100 |
| LVTTL Slow Slew Rate, 8mA drive | 35 | 0.086 |
| LVTTL Slow Slew Rate, 12mA drive | 35 | 0.058 |
| LVTTL Slow Slew Rate, 16mA drive | 35 | 0.050 |
| LVTTL Slow Slew Rate, 24mA drive | 35 | 0.048 |
| LVCMS2 | 35 | 0.041 |
| PCI 33MHz 5V | 50 | 0.050 |
| PCI 33MHZ 3.3 V | 10 | 0.050 |
| PCI 66 MHz 3.3 V | 10 | 0.033 |
| GTL | 0 | 0.014 |
| GTL+ | 0 | 0.017 |
| HSTL Class I | 20 | 0.022 |
| HSTL Class III | 20 | 0.016 |
| HSTL Class IV | 20 | 0.014 |
| SSTL2 Class I | 30 | 0.028 |
| SSTL2 Class II | 30 | 0.016 |
| SSTL3 Class I | 30 | 0.029 |
| SSTL3 Class II | 30 | 0.016 |
| CTT | 20 | 0.035 |
| AGP | 10 | 0.037 |

Notes:

1. I/O parameter measurements are made with the capacitance values shown above. See Application Note XAPP133 on www.xilinx.com for appropriate terminations.
2. I/O standard measurements are reflected in the IBIS model information except where the IBIS format precludes it.

For other capacitive loads, use the formulas below to calculate the corresponding $T_{i\text{oop}}$.

$$T_{i\text{oop}} = T_{i\text{oop}} + T_{\text{opadjust}} + (C_{\text{load}} - C_{sl}) * fl$$

Where:

T_{opadjust} is reported above in the Output Delay Adjustment section.

C_{load} is the capacitive load for the design.

Table 3: Delay Measurement Methodology

| Standard | V_L (1) | V_H (1) | Meas. Point | V_{REF} Typ (2) |
|----------------|----------------------------------|----------------------------------|-------------|-------------------|
| LVTTL | 0 | 3 | 1.4 | - |
| LVCMS2 | 0 | 2.5 | 1.125 | - |
| PCI33_5 | Per PCI Spec | | | - |
| PCI33_3 | Per PCI Spec | | | - |
| PCI66_3 | Per PCI Spec | | | - |
| GTL | $V_{REF} - 0.2$ | $V_{REF} + 0.2$ | V_{REF} | 0.80 |
| GTL+ | $V_{REF} - 0.2$ | $V_{REF} + 0.2$ | V_{REF} | 1.0 |
| HSTL Class I | $V_{REF} - 0.5$ | $V_{REF} + 0.5$ | V_{REF} | 0.75 |
| HSTL Class III | $V_{REF} - 0.5$ | $V_{REF} + 0.5$ | V_{REF} | 0.90 |
| HSTL Class IV | $V_{REF} - 0.5$ | $V_{REF} + 0.5$ | V_{REF} | 0.90 |
| SSTL3 I & II | $V_{REF} - 1.0$ | $V_{REF} + 1.0$ | V_{REF} | 1.5 |
| SSTL2 I & II | $V_{REF} - 0.75$ | $V_{REF} + 0.75$ | V_{REF} | 1.25 |
| CTT | $V_{REF} - 0.2$ | $V_{REF} + 0.2$ | V_{REF} | 1.5 |
| AGP | $V_{REF} - (0.2 \times V_{CCO})$ | $V_{REF} + (0.2 \times V_{CCO})$ | V_{REF} | Per AGP Spec |

Notes:

1. Input waveform switches between V_L and V_H .
2. Measurements are made at V_{REF} (Typ), Maximum, and Minimum. Worst-case values are reported.
3. I/O parameter measurements are made with the capacitance values shown in Table 2. See Application Note XAPP133 on www.xilinx.com for appropriate terminations.
4. I/O standard measurements are reflected in the IBIS model information except where the IBIS format precludes it.

Clock Distribution Guidelines

| Description | Device | Symbol | Speed Grade | | | Units |
|--|---------|-----------------------|-------------|------|------|---------|
| | | | -6 | -5 | -4 | |
| Global Clock Skew ⁽¹⁾ | | | | | | |
| Global Clock Skew between IOB Flip-flops | XCV50 | T _{GSKEWIOB} | 0.10 | 0.12 | 0.14 | ns, max |
| | XCV100 | | 0.12 | 0.13 | 0.15 | ns, max |
| | XCV150 | | 0.12 | 0.13 | 0.15 | ns, max |
| | XCV200 | | 0.13 | 0.14 | 0.16 | ns, max |
| | XCV300 | | 0.14 | 0.16 | 0.18 | ns, max |
| | XCV400 | | 0.13 | 0.13 | 0.14 | ns, max |
| | XCV600 | | 0.14 | 0.15 | 0.17 | ns, max |
| | XCV800 | | 0.16 | 0.17 | 0.20 | ns, max |
| | XCV1000 | | 0.20 | 0.23 | 0.25 | ns, max |

Notes:

- These clock-skew delays are provided for guidance only. They reflect the delays encountered in a typical design under worst-case conditions. Precise values for a particular design are provided by the timing analyzer.

Clock Distribution Switching Characteristics

| Description | Symbol | Speed Grade | | | | Units |
|---|-------------------|-------------|-----|-----|-----|---------|
| | | Min | -6 | -5 | -4 | |
| GCLK IOB and Buffer | | | | | | |
| Global Clock PAD to output. | T _{GPIO} | 0.33 | 0.7 | 0.8 | 0.9 | ns, max |
| Global Clock Buffer I input to O output | T _{GIO} | 0.34 | 0.7 | 0.8 | 0.9 | ns, max |

| Date | Version | Revision |
|----------|---------|--|
| 01/00 | 1.9 | Updated DLL Jitter Parameter table and waveforms, added Delay Measurement Methodology table for different I/O standards, changed buffered Hex line info and Input/Output Timing measurement notes. |
| 03/00 | 2.0 | New TBCKO values; corrected FG680 package connection drawing; new note about status of CCLK pin after configuration. |
| 05/00 | 2.1 | Modified "Pins not listed..." statement. Speed grade update to Final status. |
| 05/00 | 2.2 | Modified Table 18. |
| 09/00 | 2.3 | <ul style="list-style-type: none"> Added XCV400 values to table under Minimum Clock-to-Out for Virtex Devices. Corrected Units column in table under IOB Input Switching Characteristics. Added values to table under CLB SelectRAM Switching Characteristics. |
| 10/00 | 2.4 | <ul style="list-style-type: none"> Corrected Pinout information for devices in the BG256, BG432, and BG560 packages in Table 18. Corrected BG256 Pin Function Diagram. |
| 04/02/01 | 2.5 | <ul style="list-style-type: none"> Revised minimums for Global Clock Set-Up and Hold for LVTTTL Standard, with DLL. Converted file to modularized format. See the Virtex Data Sheet section. |
| 04/19/01 | 2.6 | <ul style="list-style-type: none"> Clarified TIOCKP and TIOCKON IOB Output Switching Characteristics descriptors. |
| 07/19/01 | 2.7 | <ul style="list-style-type: none"> Under Absolute Maximum Ratings, changed (T_{SOL}) to 220 °C. |
| 07/26/01 | 2.8 | <ul style="list-style-type: none"> Removed T_{SOL} parameter and added footnote to Absolute Maximum Ratings table. |
| 10/29/01 | 2.9 | <ul style="list-style-type: none"> Updated the speed grade designations used in data sheets, and added Table 1, which shows the current speed grade designation for each device. |
| 02/01/02 | 3.0 | <ul style="list-style-type: none"> Added footnote to DC Input and Output Levels table. |
| 07/19/02 | 3.1 | <ul style="list-style-type: none"> Removed mention of MIL-M-38510/605 specification. Added link to xapp158 from the Power-On Power Supply Requirements section. |
| 09/10/02 | 3.2 | <ul style="list-style-type: none"> Added Clock CLK to IOB Input Switching Characteristics and IOB Output Switching Characteristics. |
| 03/01/13 | 4.0 | The products listed in this data sheet are obsolete. See XCN10016 for further information. |

Virtex Data Sheet

The Virtex Data Sheet contains the following modules:

- DS003-1, Virtex 2.5V FPGAs:
Introduction and Ordering Information (Module 1)
- DS003-2, Virtex 2.5V FPGAs:
Functional Description (Module 2)
- DS003-3, Virtex 2.5V FPGAs:
DC and Switching Characteristics (Module 3)
- DS003-4, Virtex 2.5V FPGAs:
Pinout Tables (Module 4)

Table 3: Virtex Pinout Tables (BGA) (Continued)

| Pin Name | Device | BG256 | BG352 | BG432 | BG560 |
|---|------------|-----------|---------------|--------------------|-------------------------|
| V _{CCO} , Bank 7 | All | G4, H4 | G23, K26, N23 | A31, L28, L31 | C32, D33, K33, N32, T33 |
| V _{REF} Bank 0 (VREF pins are listed incrementally. Connect all pins listed for both the required device and all smaller devices listed in the same package.) Within each bank, if input reference voltage is not required, all V _{REF} pins are general I/O. | XCV50 | A8, B4 | N/A | N/A | N/A |
| | XCV100/150 | ... + A4 | A16, C19, C21 | N/A | N/A |
| | XCV200/300 | ... + A2 | ... + D21 | B19, D22, D24, D26 | N/A |
| | XCV400 | N/A | N/A | ... + C18 | A19, D20, D26, E23, E27 |
| | XCV600 | N/A | N/A | ... + C24 | ... + E24 |
| | XCV800 | N/A | N/A | ... + B21 | ... + E21 |
| | XCV1000 | N/A | N/A | N/A | ... + D29 |
| V _{REF} Bank 1 (VREF pins are listed incrementally. Connect all pins listed for both the required device and all smaller devices listed in the same package.) Within each bank, if input reference voltage is not required, all V _{REF} pins are general I/O. | XCV50 | A17, B12 | N/A | N/A | N/A |
| | XCV100/150 | ... + B15 | B6, C9, C12 | N/A | N/A |
| | XCV200/300 | ... + B17 | ... + D6 | A13, B7, C6, C10 | N/A |
| | XCV400 | N/A | N/A | ... + B15 | A6, D7, D11, D16, E15 |
| | XCV600 | N/A | N/A | ... + D10 | ... + D10 |
| | XCV800 | N/A | N/A | ... + B12 | ... + D13 |
| | XCV1000 | N/A | N/A | N/A | ... + E7 |
| V _{REF} Bank 2 (VREF pins are listed incrementally. Connect all pins listed for both the required device and all smaller devices listed in the same package.) Within each bank, if input reference voltage is not required, all V _{REF} pins are general I/O. | XCV50 | C20, J18 | N/A | N/A | N/A |
| | XCV100/150 | ... + F19 | E2, H2, M4 | N/A | N/A |
| | XCV200/300 | ... + G18 | ... + D2 | E2, G3, J2, N1 | N/A |
| | XCV400 | N/A | N/A | ... + R3 | G5, H4, L5, P4, R1 |
| | XCV600 | N/A | N/A | ... + H1 | ... + K5 |
| | XCV800 | N/A | N/A | ... + M3 | ... + N5 |
| | XCV1000 | N/A | N/A | N/A | ... + B3 |


Table 3: Virtex Pinout Tables (BGA) (Continued)

| Pin Name | Device | BG256 | BG352 | BG432 | BG560 |
|---|------------|-----------|------------------|------------------------|------------------------------|
| V_{REF} Bank 3 (V _{REF} pins are listed incrementally. Connect all pins listed for both the required device and all smaller devices listed in the same package.) Within each bank, if input reference voltage is not required, all V _{REF} pins are general I/O. | XCV50 | M18, V20 | N/A | N/A | N/A |
| | XCV100/150 | ... + R19 | R4, V4, Y3 | N/A | N/A |
| | XCV200/300 | ... + P18 | ... + AC2 | V2, AB4, AD4, AF3 | N/A |
| | XCV400 | N/A | N/A | ... + U2 | V4, W5, AD3, AE5, AK2 |
| | XCV600 | N/A | N/A | ... + AC3 | ... + AF1 |
| | XCV800 | N/A | N/A | ... + Y3 | ... + AA4 |
| | XCV1000 | N/A | N/A | N/A | ... + AH4 |
| V_{REF} Bank 4 (V _{REF} pins are listed incrementally. Connect all pins listed for both the required device and all smaller devices listed in the same package.) Within each bank, if input reference voltage is not required, all V _{REF} pins are general I/O. | XCV50 | V12, Y18 | N/A | N/A | N/A |
| | XCV100/150 | ... + W15 | AC12, AE5, AE8, | N/A | N/A |
| | XCV200/300 | ... + V14 | ... + AE4 | AJ7, AL4, AL8, AL13 | N/A |
| | XCV400 | N/A | N/A | ... + AK15 | AL7, AL10, AL16, AM4, AM14 |
| | XCV600 | N/A | N/A | ... + AK8 | ... + AL9 |
| | XCV800 | N/A | N/A | ... + AJ12 | ... + AK13 |
| | XCV1000 | N/A | N/A | N/A | ... + AN3 |
| V_{REF} Bank 5 (V _{REF} pins are listed incrementally. Connect all pins listed for both the required device and all smaller devices listed in the same package.) Within each bank, if input reference voltage is not required, all V _{REF} pins are general I/O. | XCV50 | V9, Y3 | N/A | N/A | N/A |
| | XCV100/150 | ... + W6 | AC15, AC18, AD20 | N/A | N/A |
| | XCV200/300 | ... + V7 | ... + AE23 | AJ18, AJ25, AK23, AK27 | N/A |
| | XCV400 | N/A | N/A | ... + AJ17 | AJ18, AJ25, AL20, AL24, AL29 |
| | XCV600 | N/A | N/A | ... + AL24 | ... + AM26 |
| | XCV800 | N/A | N/A | ... + AH19 | ... + AN23 |
| | XCV1000 | N/A | N/A | N/A | ... + AK28 |
| V_{REF} Bank 6 (V _{REF} pins are listed incrementally. Connect all pins listed for both the required device and all smaller devices listed in the same package.) Within each bank, if input reference voltage is not required, all V _{REF} pins are general I/O. | XCV50 | M2, R3 | N/A | N/A | N/A |
| | XCV100/150 | ... + T1 | R24, Y26, AA25, | N/A | N/A |
| | XCV200/300 | ... + T3 | ... + AD26 | V28, AB28, AE30, AF28 | N/A |
| | XCV400 | N/A | N/A | ... + U28 | V29, Y32, AD31, AE29, AK32 |
| | XCV600 | N/A | N/A | ... + AC28 | ... + AE31 |
| | XCV800 | N/A | N/A | ... + Y30 | ... + AA30 |
| | XCV1000 | N/A | N/A | N/A | ... + AH30 |

Table 4: Virtex Pinout Tables (Fine-Pitch BGA)

| Pin Name | Device | FG256 | FG456 | FG676 | FG680 |
|-----------|--------|-------|-------|-------|-------|
| GCK0 | All | N8 | W12 | AA14 | AW19 |
| GCK1 | All | R8 | Y11 | AB13 | AU22 |
| GCK2 | All | C9 | A11 | C13 | D21 |
| GCK3 | All | B8 | C11 | E13 | A20 |
| M0 | All | N3 | AB2 | AD4 | AT37 |
| M1 | All | P2 | U5 | W7 | AU38 |
| M2 | All | R3 | Y4 | AB6 | AT35 |
| CCLK | All | D15 | B22 | D24 | E4 |
| PROGRAM | All | P15 | W20 | AA22 | AT5 |
| DONE | All | R14 | Y19 | AB21 | AU5 |
| INIT | All | N15 | V19 | Y21 | AU2 |
| BUSY/DOUT | All | C15 | C21 | E23 | E3 |
| D0/DIN | All | D14 | D20 | F22 | C2 |
| D1 | All | E16 | H22 | K24 | P4 |
| D2 | All | F15 | H20 | K22 | P3 |
| D3 | All | G16 | K20 | M22 | R1 |
| D4 | All | J16 | N22 | R24 | AD3 |
| D5 | All | M16 | R21 | U23 | AG2 |
| D6 | All | N16 | T22 | V24 | AH1 |
| D7 | All | N14 | Y21 | AB23 | AR4 |
| WRITE | All | C13 | A20 | C22 | B4 |
| CS | All | B13 | C19 | E21 | D5 |
| TDI | All | A15 | B20 | D22 | B3 |
| TDO | All | B14 | A21 | C23 | C4 |
| TMS | All | D3 | D3 | F5 | E36 |
| TCK | All | C4 | C4 | E6 | C36 |
| DXN | All | R4 | Y5 | AB7 | AV37 |
| DXP | All | P4 | V6 | Y8 | AU35 |

FG256 Pin Function Diagram




FG256

(Top view)

Figure 8: FG256 Pin Function Diagram

FG456 Pin Function Diagram




FG456 (Top view)

Figure 9: FG456 Pin Function Diagram

Notes:

Packages FG456 and FG676 are layout compatible.

FG676 Pin Function Diagram



FG676
(Top view)

fg676a

Figure 10: FG676 Pin Function Diagram

Notes:

Packages FG456 and FG676 are layout compatible.

Revision History

| Date | Version | Revision |
|-------------|---------|---|
| 11/98 | 1.0 | Initial Xilinx release. |
| 01/99-02/99 | 1.2-1.3 | Both versions updated package drawings and specs. |
| 05/99 | 1.4 | Addition of package drawings and specifications. |
| 05/99 | 1.5 | Replaced FG 676 & FG680 package drawings. |
| 07/99 | 1.6 | Changed Boundary Scan Information and changed Figure 11, Boundary Scan Bit Sequence. Updated IOB Input & Output delays. Added Capacitance info for different I/O Standards. Added 5 V tolerant information. Added DLL Parameters and waveforms and new Pin-to-pin Input and Output Parameter tables for Global Clock Input to Output and Setup and Hold. Changed Configuration Information including Figures 12, 14, 17 & 19. Added device-dependent listings for quiescent currents ICCINTQ and ICCOQ. Updated IOB Input and Output Delays based on default standard of LVTTTL, 12 mA, Fast Slew Rate. Added IOB Input Switching Characteristics Standard Adjustments. |
| 09/99 | 1.7 | Speed grade update to preliminary status, Power-on specification and Clock-to-Out Minimums additions, "0" hold time listing explanation, quiescent current listing update, and Figure 6 ADDRA input label correction. Added T_{IJITCC} parameter, changed T_{OJIT} to T_{OPHASE} . |
| 01/00 | 1.8 | Update to speed.txt file 1.96. Corrections for CRs 111036, 111137, 112697, 115479, 117153, 117154, and 117612. Modified notes for Recommended Operating Conditions (voltage and temperature). Changed Bank information for V_{CCO} in CS144 package on p.43. |
| 01/00 | 1.9 | Updated DLL Jitter Parameter table and waveforms, added Delay Measurement Methodology table for different I/O standards, changed buffered Hex line info and Input/Output Timing measurement notes. |
| 03/00 | 2.0 | New TBCKO values; corrected FG680 package connection drawing; new note about status of CCLK pin after configuration. |
| 05/00 | 2.1 | Modified "Pins not listed..." statement. Speed grade update to Final status. |
| 05/00 | 2.2 | Modified Table 18. |
| 09/00 | 2.3 | <ul style="list-style-type: none"> Added XCV400 values to table under Minimum Clock-to-Out for Virtex Devices. Corrected Units column in table under IOB Input Switching Characteristics. Added values to table under CLB SelectRAM Switching Characteristics. |
| 10/00 | 2.4 | <ul style="list-style-type: none"> Corrected pinout info for devices in the BG256, BG432, and BG560 pkgs in Table 18. Corrected BG256 Pin Function Diagram. |
| 04/02/01 | 2.5 | <ul style="list-style-type: none"> Revised minimums for Global Clock Set-Up and Hold for LVTTTL Standard, with DLL. Converted file to modularized format. See section Virtex Data Sheet, below. |
| 04/19/01 | 2.6 | <ul style="list-style-type: none"> Corrected pinout information for FG676 device in Table 4. (Added AB22 pin.) |
| 07/19/01 | 2.7 | <ul style="list-style-type: none"> Clarified V_{CCINT} pinout information and added AE19 pin for BG352 devices in Table 3. Changed pinouts listed for BG352 XCV400 devices in banks 0 thru 7. |
| 07/19/02 | 2.8 | <ul style="list-style-type: none"> Changed pinouts listed for GND in TQ144 devices (see Table 2). |
| 03/01/13 | 4.0 | The products listed in this data sheet are obsolete. See XCN10016 for further information. |

Virtex Data Sheet

The Virtex Data Sheet contains the following modules:

- DS003-1, Virtex 2.5V FPGAs:
Introduction and Ordering Information (Module 1)
- DS003-2, Virtex 2.5V FPGAs:
Functional Description (Module 2)
- DS003-3, Virtex 2.5V FPGAs:
DC and Switching Characteristics (Module 3)
- DS003-4, Virtex 2.5V FPGAs:
Pinout Tables (Module 4)