



Welcome to [E-XFL.COM](https://www.e-xfl.com)

### Understanding [Embedded - FPGAs \(Field Programmable Gate Array\)](#)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

### Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

#### Details

|                                |   |
|--------------------------------|---|
| Product Status                 | Obsolete  |
| Number of LABs/CLBs            | 4704  |
| Number of Logic Elements/Cells | 21168   |
| Total RAM Bits                 | 114688  |
| Number of I/O                  | 512   |
| Number of Gates                | 888439  |
| Voltage - Supply               | 2.375V ~ 2.625V   |
| Mounting Type                  | Surface Mount   |
| Operating Temperature          | -40°C ~ 100°C (TJ)  |
| Package / Case                 | 680-LBGA Exposed Pad  |
| Supplier Device Package        | 680-FTEBGA (40x40)  |
| Purchase URL                   | <a href="https://www.e-xfl.com/product-detail/xilinx/xcv800-4fg680i">https://www.e-xfl.com/product-detail/xilinx/xcv800-4fg680i</a> |



# Virtex™ 2.5 V Field Programmable Gate Arrays

DS003-2 (v4.0) March 1, 2013

## Product Specification

### Architectural Description

#### Virtex Array

The Virtex user-programmable gate array, shown in **Figure 1**, comprises two major configurable elements: configurable logic blocks (CLBs) and input/output blocks (IOBs).

- CLBs provide the functional elements for constructing logic
- IOBs provide the interface between the package pins and the CLBs

CLBs interconnect through a general routing matrix (GRM). The GRM comprises an array of routing switches located at the intersections of horizontal and vertical routing channels. Each CLB nests into a VersaBlock™ that also provides local routing resources to connect the CLB to the GRM.

The VersaRing™ I/O interface provides additional routing resources around the periphery of the device. This routing improves I/O routability and facilitates pin locking.

The Virtex architecture also includes the following circuits that connect to the GRM.

- Dedicated block memories of 4096 bits each
- Clock DLLs for clock-distribution delay compensation and clock domain control
- 3-State buffers (BUFTs) associated with each CLB that drive dedicated segmentable horizontal routing resources

Values stored in static memory cells control the configurable logic elements and interconnect resources. These values load into the memory cells on power-up, and can reload if necessary to change the function of the device.


#### Input/Output Block

The Virtex IOB, **Figure 2**, features SelectIO™ inputs and outputs that support a wide variety of I/O signalling standards, see **Table 1**.

The three IOB storage elements function either as edge-triggered D-type flip-flops or as level sensitive latches. Each IOB has a clock signal (CLK) shared by the three flip-flops and independent clock enable signals for each flip-flop.

In addition to the CLK and CE control signals, the three flip-flops share a Set/Reset (SR). For each flip-flop, this signal can be independently configured as a synchronous Set, a synchronous Reset, an asynchronous Preset, or an asynchronous Clear.

The output buffer and all of the IOB control signals have independent polarity controls.



vao\_b.eps


Figure 1: Virtex Architecture Overview

All pads are protected against damage from electrostatic discharge (ESD) and from over-voltage transients. Two forms of over-voltage protection are provided, one that permits 5 V compliance, and one that does not. For 5 V compliance, a Zener-like structure connected to ground turns on when the output rises to approximately 6.5 V. When PCI 3.3 V compliance is required, a conventional clamp diode is connected to the output supply voltage,  $V_{CCO}$ .

Optional pull-up and pull-down resistors and an optional weak-keeper circuit are attached to each pad. Prior to configuration, all pins not involved in configuration are forced into their high-impedance state. The pull-down resistors and the weak-keeper circuits are inactive, but inputs can optionally be pulled up.

The activation of pull-up resistors prior to configuration is controlled on a global basis by the configuration mode pins. If the pull-up resistors are not activated, all the pins will float. Consequently, external pull-up or pull-down resistors must be provided on pins required to be at a well-defined logic level prior to configuration.

All Virtex IOBs support IEEE 1149.1-compatible boundary scan testing.



ds022\_02\_091300

Figure 2: Virtex Input/Output Block (IOB)

Table 1: Supported Select I/O Standards

| I/O Standard       | Input Reference Voltage ( $V_{REF}$ ) | Output Source Voltage ( $V_{CCO}$ ) | Board Termination Voltage ( $V_{TT}$ ) | 5 V Tolerant |
|--------------------|---------------------------------------|-------------------------------------|--|--------------|
| LVTTL 2 – 24 mA    | N/A                                   | 3.3                                 | N/A                                    | Yes          |
| LVC MOS2           | N/A                                   | 2.5                                 | N/A                                    | Yes          |
| PCI, 5 V           | N/A                                   | 3.3                                 | N/A                                    | Yes          |
| PCI, 3.3 V         | N/A                                   | 3.3                                 | N/A                                    | No           |
| GTL                | 0.8                                   | N/A                                 | 1.2                                    | No           |
| GTL+               | 1.0                                   | N/A                                 | 1.5                                    | No           |
| HSTL Class I       | 0.75                                  | 1.5                                 | 0.75                                   | No           |
| HSTL Class III     | 0.9                                   | 1.5                                 | 1.5                                    | No           |
| HSTL Class IV      | 0.9                                   | 1.5                                 | 1.5                                    | No           |
| SSTL3 Class I & II | 1.5                                   | 3.3                                 | 1.5                                    | No           |
| SSTL2 Class I & II | 1.25                                  | 2.5                                 | 1.25                                   | No           |
| CTT                | 1.5                                   | 3.3                                 | 1.5                                    | No           |
| AGP                | 1.32                                  | 3.3                                 | N/A                                    | No           |

In addition to the test instructions outlined above, the boundary-scan circuitry can be used to configure the FPGA, and also to read back the configuration data.

**Figure 10** is a diagram of the Virtex Series boundary scan logic. It includes three bits of Data Register per IOB, the IEEE 1149.1 Test Access Port controller, and the Instruction Register with decodes.

### Instruction Set

The Virtex Series boundary scan instruction set also includes instructions to configure the device and read back configuration data (CFG\_IN, CFG\_OUT, and JSTART). The complete instruction set is coded as shown in **Table 5**.

### Data Registers

The primary data register is the boundary scan register. For each IOB pin in the FPGA, bonded or not, it includes three bits for In, Out, and 3-State Control. Non-IOB pins have appropriate partial bit population if input-only or output-only. Each EXTEST CAPTURED-OR state captures all In, Out, and 3-state pins.

The other standard data register is the single flip-flop BYPASS register. It synchronizes data being passed through the FPGA to the next downstream boundary scan device.

The FPGA supports up to two additional internal scan chains that can be specified using the BSCAN macro. The macro provides two user pins (SEL1 and SEL2) which are decoded by the USER1 and USER2 instructions respectively. For these instructions, two corresponding pins (TDO1 and TDO2) allow user scan data to be shifted out of TDO.

Likewise, there are individual clock pins (DRCK1 and DRCK2) for each user register. There is a common input pin (TDI) and shared output pins that represent the state of the TAP controller (RESET, SHIFT, and UPDATE).

### Bit Sequence

The order within each IOB is: In, Out, 3-State. The input-only pins contribute only the In bit to the boundary scan I/O data register, while the output-only pins contribute all three bits.

From a cavity-up view of the chip (as shown in EPIC), starting in the upper right chip corner, the boundary scan data-register bits are ordered as shown in **Figure 11**.

BSDL (Boundary Scan Description Language) files for Virtex Series devices are available on the Xilinx web site in the File Download area.




Figure 10: Virtex Series Boundary Scan Logic

## Configuration

Virtex devices are configured by loading configuration data into the internal configuration memory. Some of the pins used for this are dedicated configuration pins, while others can be re-used as general purpose inputs and outputs once configuration is complete.

The following are dedicated pins:

- Mode pins (M2, M1, M0)
- Configuration clock pin (CCLK)
- $\overline{\text{PROGRAM}}$  pin
- DONE pin
- Boundary-scan pins (TDI, TDO, TMS, TCK)

Depending on the configuration mode chosen, CCLK can be an output generated by the FPGA, or it can be generated externally and provided to the FPGA as an input. The  $\overline{\text{PROGRAM}}$  pin must be pulled High prior to reconfiguration.

Note that some configuration pins can act as outputs. For correct operation, these pins can require a  $V_{\text{CCO}}$  of 3.3 V to permit LVTTTL operation. All the pins affected are in banks 2 or 3. The configuration pins needed for SelectMap (CS, Write) are located in bank 1.

Table 7: Configuration Codes

| Configuration Mode | M2 | M1 | M0 | CCLK Direction | Data Width | Serial D <sub>out</sub> | Configuration Pull-ups |
|--------------------|----|----|----|----------------|------------|-------------------------|------------------------|
| Master-serial mode | 0  | 0  | 0  | Out            | 1          | Yes                     | No                     |
| Boundary-scan mode | 1  | 0  | 1  | N/A            | 1          | No                      | No                     |
| SelectMAP mode     | 1  | 1  | 0  | In             | 8          | No                      | No                     |
| Slave-serial mode  | 1  | 1  | 1  | In             | 1          | Yes                     | No                     |
| Master-serial mode | 1  | 0  | 0  | Out            | 1          | Yes                     | Yes                    |
| Boundary-scan mode | 0  | 0  | 1  | N/A            | 1          | No                      | Yes                    |
| SelectMAP mode     | 0  | 1  | 0  | In             | 8          | No                      | Yes                    |
| Slave-serial mode  | 0  | 1  | 1  | In             | 1          | Yes                     | Yes                    |

### Slave-Serial Mode

In slave-serial mode, the FPGA receives configuration data in bit-serial form from a serial PROM or other source of serial configuration data. The serial bitstream must be setup at the DIN input pin a short time before each rising edge of an externally generated CCLK.

For more information on serial PROMs, see the PROM data sheet at:

<http://www.xilinx.com/bvdocs/publications/ds026.pdf>.

Multiple FPGAs can be daisy-chained for configuration from a single source. After a particular FPGA has been configured, the data for the next device is routed to the DOUT pin. The data on the DOUT pin changes on the rising edge of CCLK.

The change of DOUT on the rising edge of CCLK differs from previous families, but does not cause a problem for

After Virtex devices are configured, unused IOBs function as 3-state OBUFTs with weak pull downs. For a more detailed description than that given below, see the XAPP138, Virtex Configuration and Readback.

## Configuration Modes

Virtex supports the following four configuration modes.

- Slave-serial mode
- Master-serial mode
- SelectMAP mode
- Boundary-scan mode

The Configuration mode pins (M2, M1, M0) select among these configuration modes with the option in each case of having the IOB pins either pulled up or left floating prior to configuration. The selection codes are listed in Table 7.

Configuration through the boundary-scan port is always available, independent of the mode selection. Selecting the boundary-scan mode simply turns off the other modes. The three mode pins have internal pull-up resistors, and default to a logic High if left unconnected. However, it is recommended to drive the configuration mode pins externally.

mixed configuration chains. This change was made to improve serial configuration rates for Virtex-only chains.

Figure 12 shows a full master/slave system. A Virtex device in slave-serial mode should be connected as shown in the third device from the left.

Slave-serial mode is selected by applying <111> or <011> to the mode pins (M2, M1, M0). A weak pull-up on the mode pins makes slave-serial the default mode if the pins are left unconnected. However, it is recommended to drive the configuration mode pins externally. Figure 13 shows slave-serial mode programming switching characteristics.

Table 8 provides more detail about the characteristics shown in Figure 13. Configuration must be delayed until the  $\overline{\text{INIT}}$  pins of all daisy-chained FPGAs are High.




Figure 17: SelectMAP Flowchart for Write Operation

### Abort

During a given assertion of  $\overline{CS}$ , the user cannot switch from a write to a read, or vice-versa. This action causes the current packet command to be aborted. The device will remain BUSY until the aborted operation has completed. Following an abort, data is assumed to be unaligned to word boundar-

ies, and the FPGA requires a new synchronization word prior to accepting any new packets.

To initiate an abort during a write operation, de-assert  $\overline{WRITE}$ . At the rising edge of CCLK, an abort is initiated, as shown in Figure 18.

| Date     | Version | Revision   |
|----------|---------|--|
| 01/00    | 1.9     | Updated DLL Jitter Parameter table and waveforms, added Delay Measurement Methodology table for different I/O standards, changed buffered Hex line info and Input/Output Timing measurement notes.   |
| 03/00    | 2.0     | New TBCKO values; corrected FG680 package connection drawing; new note about status of CCLK pin after configuration.   |
| 05/00    | 2.1     | Modified “Pins not listed...” statement. Speed grade update to Final status.   |
| 05/00    | 2.2     | Modified Table 18.   |
| 09/00    | 2.3     | <ul style="list-style-type: none"> <li>Added XCV400 values to table under <b>Minimum Clock-to-Out for Virtex Devices</b>.</li> <li>Corrected Units column in table under <b>IOB Input Switching Characteristics</b>.</li> <li>Added values to table under <b>CLB SelectRAM Switching Characteristics</b>.</li> </ul> |
| 10/00    | 2.4     | <ul style="list-style-type: none"> <li>Corrected Pinout information for devices in the BG256, BG432, and BG560 packages in Table 18.</li> <li>Corrected <b>BG256 Pin Function Diagram</b>.</li> </ul>  |
| 04/01    | 2.5     | <ul style="list-style-type: none"> <li>Revised minimums for <b>Global Clock Set-Up and Hold for LVTTTL Standard, with DLL</b>.</li> <li>Updated SelectMAP Write Timing Characteristics values in <b>Table 9</b>.</li> <li>Converted file to modularized format. See the <b>Virtex Data Sheet</b> section.</li> </ul> |
| 07/19/01 | 2.6     | <ul style="list-style-type: none"> <li>Made minor edits to text under <b>Configuration</b>.</li> </ul>   |
| 07/19/02 | 2.7     | <ul style="list-style-type: none"> <li>Made minor edit to <b>Figure 16</b> and <b>Figure 18</b>.</li> </ul>  |
| 09/10/02 | 2.8     | <ul style="list-style-type: none"> <li>Added clarifications in the <b>Configuration</b>, <b>Boundary-Scan Mode</b>, and <b>Block SelectRAM</b> sections. Revised <b>Figure 17</b>.</li> </ul>  |
| 12/09/02 | 2.8.1   | <ul style="list-style-type: none"> <li>Added clarification in the <b>Boundary Scan</b> section.</li> <li>Corrected number of buffered Hex lines listed in <b>General Purpose Routing</b> section.</li> </ul>   |
| 03/01/13 | 4.0     | The products listed in this data sheet are obsolete. See <a href="#">XCN10016</a> for further information.   |

## Virtex Data Sheet

The Virtex Data Sheet contains the following modules:

- DS003-1, Virtex 2.5V FPGAs:  
Introduction and Ordering Information (Module 1)
- DS003-2, Virtex 2.5V FPGAs:  
Functional Description (Module 2)
- DS003-3, Virtex 2.5V FPGAs:  
DC and Switching Characteristics (Module 3)
- DS003-4, Virtex 2.5V FPGAs:  
Pinout Tables (Module 4)

| Description   | Device  | Symbol                                     | Speed Grade            |         |         |         | Units   |
|---|---------|--|------------------------|---------|---------|---------|---------|
|   |         |  | Min                    | -6      | -5      | -4      |         |
| Setup and Hold Times with respect to Clock CLK at IOB input register <sup>(1)</sup> |         |  | Setup Time / Hold Time |         |         |         |         |
| Pad, no delay   | All     | T <sub>IOPICK</sub> /T <sub>IOICKP</sub>   | 0.8 / 0                | 1.6 / 0 | 1.8 / 0 | 2.0 / 0 | ns, min |
| Pad, with delay   | XCV50   | T <sub>IOPICKD</sub> /T <sub>IOICKPD</sub> | 1.9 / 0                | 3.7 / 0 | 4.1 / 0 | 4.7 / 0 | ns, min |
|   | XCV100  |  | 1.9 / 0                | 3.7 / 0 | 4.1 / 0 | 4.7 / 0 | ns, min |
|   | XCV150  |  | 1.9 / 0                | 3.8 / 0 | 4.3 / 0 | 4.9 / 0 | ns, min |
|   | XCV200  |  | 2.0 / 0                | 3.9 / 0 | 4.4 / 0 | 5.0 / 0 | ns, min |
|   | XCV300  |  | 2.0 / 0                | 3.9 / 0 | 4.4 / 0 | 5.0 / 0 | ns, min |
|   | XCV400  |  | 2.1 / 0                | 4.1 / 0 | 4.6 / 0 | 5.3 / 0 | ns, min |
|   | XCV600  |  | 2.1 / 0                | 4.2 / 0 | 4.7 / 0 | 5.4 / 0 | ns, min |
|   | XCV800  |  | 2.2 / 0                | 4.4 / 0 | 4.9 / 0 | 5.6 / 0 | ns, min |
|   | XCV1000 |  | 2.3 / 0                | 4.5 / 0 | 5.0 / 0 | 5.8 / 0 | ns, min |
| ICE input   | All     | T <sub>IOICECK</sub> /T <sub>IOCKICE</sub> | 0.37/ 0                | 0.8 / 0 | 0.9 / 0 | 1.0 / 0 | ns, max |
| Set/Reset Delays  |         |  |                        |         |         |         |         |
| SR input (IFF, synchronous)   | All     | T <sub>IOSRCKI</sub>                       | 0.49                   | 1.0     | 1.1     | 1.3     | ns, max |
| SR input to IQ (asynchronous)   | All     | T <sub>IOSRIQ</sub>                        | 0.70                   | 1.4     | 1.6     | 1.8     | ns, max |
| GSR to output IQ  | All     | T <sub>GSRQ</sub>                          | 4.9                    | 9.7     | 10.9    | 12.5    | ns, max |

**Notes:**

1. A Zero "0" Hold Time listing indicates no hold time or a negative hold time. Negative values cannot be guaranteed "best-case", but if a "0" is listed, there is no positive hold time.
2. Input timing for LVTTTL is measured at 1.4 V. For other I/O standards, see [Table 3](#).

| Description   | Symbol                    | Speed Grade                   |         |         |         | Units   |
|---|---------------------------|-------------------------------|---------|---------|---------|---------|
|   |                           | Min                           | -6      | -5      | -4      |         |
| Clock CLK to Pad delay with OBUFT enabled (non-3-state)           | $T_{IOCKP}$               | 1.0                           | 2.9     | 3.2     | 3.5     | ns, max |
| Clock CLK to Pad high-impedance (synchronous) <sup>(1)</sup>      | $T_{IOCKHZ}$              | 1.1                           | 2.3     | 2.5     | 2.9     | ns, max |
| Clock CLK to valid data on Pad delay, plus enable delay for OBUFT | $T_{IOCKON}$              | 1.5                           | 3.4     | 3.7     | 4.1     | ns, max |
| <b>Setup and Hold Times before/after Clock CLK<sup>(2)</sup></b>  |                           | <b>Setup Time / Hold Time</b> |         |         |         |         |
| O input   | $T_{IOOCK}/T_{IOCKO}$     | 0.51 / 0                      | 1.1 / 0 | 1.2 / 0 | 1.3 / 0 | ns, min |
| OCE input   | $T_{IOOCECK}/T_{IOCKOCE}$ | 0.37 / 0                      | 0.8 / 0 | 0.9 / 0 | 1.0 / 0 | ns, min |
| SR input (OFF)  | $T_{IOSRCKO}/T_{IOCKOSR}$ | 0.52 / 0                      | 1.1 / 0 | 1.2 / 0 | 1.4 / 0 | ns, min |
| 3-State Setup Times, T input                                      | $T_{IOTCK}/T_{IOCKT}$     | 0.34 / 0                      | 0.7 / 0 | 0.8 / 0 | 0.9 / 0 | ns, min |
| 3-State Setup Times, TCE input                                    | $T_{IOTCECK}/T_{IOCKTCE}$ | 0.41 / 0                      | 0.9 / 0 | 0.9 / 0 | 1.1 / 0 | ns, min |
| 3-State Setup Times, SR input (TFF)                               | $T_{IOSRCKT}/T_{IOCKTSR}$ | 0.49 / 0                      | 1.0 / 0 | 1.1 / 0 | 1.3 / 0 | ns, min |
| <b>Set/Reset Delays</b>   |                           |                               |         |         |         |         |
| SR input to Pad (asynchronous)                                    | $T_{IOSRP}$               | 1.6                           | 3.8     | 4.1     | 4.6     | ns, max |
| SR input to Pad high-impedance (asynchronous) <sup>(1)</sup>      | $T_{IOSRHZ}$              | 1.6                           | 3.1     | 3.4     | 3.9     | ns, max |
| SR input to valid data on Pad (asynchronous)                      | $T_{IOSRON}$              | 2.0                           | 4.2     | 4.6     | 5.1     | ns, max |
| GSR to Pad  | $T_{IOGSRQ}$              | 4.9                           | 9.7     | 10.9    | 12.5    | ns, max |

**Notes:**

1. 3-state turn-off delays should not be adjusted.
2. A Zero "0" Hold Time listing indicates no hold time or a negative hold time. Negative values can not be guaranteed "best-case", but if a "0" is listed, there is no positive hold time.

## CLB Arithmetic Switching Characteristics

Setup times not listed explicitly can be approximated by decreasing the combinatorial delays by the setup time adjustment listed. Precise values are provided by the timing analyzer.

| Description  | Symbol                               | Speed Grade |         |         |         | Units   |
|--|--------------------------------------|-------------|---------|---------|---------|---------|
|  |                                      | Min         | -6      | -5      | -4      |         |
| Combinatorial Delays                                       |                                      |             |         |         |         |         |
| F operand inputs to X via XOR                              | T <sub>OPX</sub>                     | 0.37        | 0.8     | 0.9     | 1.0     | ns, max |
| F operand input to XB output                               | T <sub>OPXB</sub>                    | 0.54        | 1.1     | 1.3     | 1.4     | ns, max |
| F operand input to Y via XOR                               | T <sub>OPY</sub>                     | 0.8         | 1.5     | 1.7     | 2.0     | ns, max |
| F operand input to YB output                               | T <sub>OPYB</sub>                    | 0.8         | 1.5     | 1.7     | 2.0     | ns, max |
| F operand input to COUT output                             | T <sub>OPCYF</sub>                   | 0.6         | 1.2     | 1.3     | 1.5     | ns, max |
| G operand inputs to Y via XOR                              | T <sub>OPGY</sub>                    | 0.46        | 1.0     | 1.1     | 1.2     | ns, max |
| G operand input to YB output                               | T <sub>OPGYB</sub>                   | 0.8         | 1.6     | 1.8     | 2.1     | ns, max |
| G operand input to COUT output                             | T <sub>OPCYG</sub>                   | 0.7         | 1.3     | 1.4     | 1.6     | ns, max |
| BX initialization input to COUT                            | T <sub>BXCY</sub>                    | 0.41        | 0.9     | 1.0     | 1.1     | ns, max |
| CIN input to X output via XOR                              | T <sub>CINX</sub>                    | 0.21        | 0.41    | 0.46    | 0.53    | ns, max |
| CIN input to XB  | T <sub>CINXB</sub>                   | 0.02        | 0.04    | 0.05    | 0.06    | ns, max |
| CIN input to Y via XOR                                     | T <sub>CINY</sub>                    | 0.23        | 0.46    | 0.52    | 0.6     | ns, max |
| CIN input to YB  | T <sub>CINYB</sub>                   | 0.23        | 0.45    | 0.51    | 0.6     | ns, max |
| CIN input to COUT output                                   | T <sub>BYP</sub>                     | 0.05        | 0.09    | 0.10    | 0.11    | ns, max |
| Multiplier Operation                                       |                                      |             |         |         |         |         |
| F1/2 operand inputs to XB output via AND                   | T <sub>FANDXB</sub>                  | 0.18        | 0.36    | 0.40    | 0.46    | ns, max |
| F1/2 operand inputs to YB output via AND                   | T <sub>FANDYB</sub>                  | 0.40        | 0.8     | 0.9     | 1.1     | ns, max |
| F1/2 operand inputs to COUT output via AND                 | T <sub>FANDCY</sub>                  | 0.22        | 0.43    | 0.48    | 0.6     | ns, max |
| G1/2 operand inputs to YB output via AND                   | T <sub>GANDYB</sub>                  | 0.25        | 0.50    | 0.6     | 0.7     | ns, max |
| G1/2 operand inputs to COUT output via AND                 | T <sub>GANDCY</sub>                  | 0.07        | 0.13    | 0.15    | 0.17    | ns, max |
| Setup and Hold Times before/after Clock CLK <sup>(1)</sup> | Setup Time / Hold Time               |             |         |         |         |         |
| CIN input to FFX   | T <sub>CCKX</sub> /T <sub>CKCX</sub> | 0.50 / 0    | 1.0 / 0 | 1.2 / 0 | 1.3 / 0 | ns, min |
| CIN input to FFY   | T <sub>CCKY</sub> /T <sub>CKCY</sub> | 0.53 / 0    | 1.1 / 0 | 1.2 / 0 | 1.4 / 0 | ns, min |

**Notes:**

1. A Zero "0" Hold Time listing indicates no hold time or a negative hold time. Negative values can not be guaranteed "best-case", but if a "0" is listed, there is no positive hold time.

## Minimum Clock-to-Out for Virtex Devices

| I/O Standard | With DLL    | Without DLL |      |      |      |      |      |      |      |       |       |
|--------------|-------------|-------------|------|------|------|------|------|------|------|-------|-------|
|              | All Devices | V50         | V100 | V150 | V200 | V300 | V400 | V600 | V800 | V1000 | Units |
| *LVTTTL_S2   | 5.2         | 6.0         | 6.0  | 6.0  | 6.0  | 6.1  | 6.1  | 6.1  | 6.1  | 6.1   | ns    |
| *LVTTTL_S4   | 3.5         | 4.3         | 4.3  | 4.3  | 4.3  | 4.4  | 4.4  | 4.4  | 4.4  | 4.4   | ns    |
| *LVTTTL_S6   | 2.8         | 3.6         | 3.6  | 3.6  | 3.6  | 3.7  | 3.7  | 3.7  | 3.7  | 3.7   | ns    |
| *LVTTTL_S8   | 2.2         | 3.1         | 3.1  | 3.1  | 3.1  | 3.1  | 3.1  | 3.2  | 3.2  | 3.2   | ns    |
| *LVTTTL_S12  | 2.0         | 2.9         | 2.9  | 2.9  | 2.9  | 2.9  | 2.9  | 3.0  | 3.0  | 3.0   | ns    |
| *LVTTTL_S16  | 1.9         | 2.8         | 2.8  | 2.8  | 2.8  | 2.8  | 2.8  | 2.9  | 2.9  | 2.9   | ns    |
| *LVTTTL_S24  | 1.8         | 2.6         | 2.6  | 2.7  | 2.7  | 2.7  | 2.7  | 2.7  | 2.7  | 2.8   | ns    |
| *LVTTTL_F2   | 2.9         | 3.8         | 3.8  | 3.8  | 3.8  | 3.8  | 3.8  | 3.9  | 3.9  | 3.9   | ns    |
| *LVTTTL_F4   | 1.7         | 2.6         | 2.6  | 2.6  | 2.6  | 2.6  | 2.6  | 2.7  | 2.7  | 2.7   | ns    |
| *LVTTTL_F6   | 1.2         | 2.0         | 2.0  | 2.0  | 2.1  | 2.1  | 2.1  | 2.1  | 2.1  | 2.2   | ns    |
| *LVTTTL_F8   | 1.1         | 1.9         | 1.9  | 1.9  | 1.9  | 2.0  | 2.0  | 2.0  | 2.0  | 2.0   | ns    |
| *LVTTTL_F12  | 1.0         | 1.8         | 1.8  | 1.8  | 1.8  | 1.9  | 1.9  | 1.9  | 1.9  | 1.9   | ns    |
| *LVTTTL_F16  | 0.9         | 1.7         | 1.8  | 1.8  | 1.8  | 1.8  | 1.8  | 1.8  | 1.9  | 1.9   | ns    |
| *LVTTTL_F24  | 0.9         | 1.7         | 1.7  | 1.7  | 1.8  | 1.8  | 1.8  | 1.8  | 1.8  | 1.9   | ns    |
| LVCMS02      | 1.1         | 1.9         | 1.9  | 1.9  | 2.0  | 2.0  | 2.0  | 2.0  | 2.0  | 2.1   | ns    |
| PCI33_3      | 1.5         | 2.4         | 2.4  | 2.4  | 2.4  | 2.4  | 2.4  | 2.5  | 2.5  | 2.5   | ns    |
| PCI33_5      | 1.4         | 2.2         | 2.2  | 2.3  | 2.3  | 2.3  | 2.3  | 2.3  | 2.3  | 2.4   | ns    |
| PCI66_3      | 1.1         | 1.9         | 1.9  | 2.0  | 2.0  | 2.0  | 2.0  | 2.0  | 2.1  | 2.1   | ns    |
| GTL          | 1.6         | 2.5         | 2.5  | 2.5  | 2.5  | 2.5  | 2.5  | 2.6  | 2.6  | 2.6   | ns    |
| GTL+         | 1.7         | 2.5         | 2.5  | 2.6  | 2.6  | 2.6  | 2.6  | 2.6  | 2.6  | 2.7   | ns    |
| HSTL I       | 1.1         | 1.9         | 1.9  | 1.9  | 1.9  | 2.0  | 2.0  | 2.0  | 2.0  | 2.0   | ns    |
| HSTL III     | 0.9         | 1.7         | 1.7  | 1.8  | 1.8  | 1.8  | 1.8  | 1.8  | 1.8  | 1.9   | ns    |
| HSTL IV      | 0.8         | 1.6         | 1.6  | 1.6  | 1.7  | 1.7  | 1.7  | 1.7  | 1.7  | 1.8   | ns    |
| SSTL2 I      | 0.9         | 1.7         | 1.7  | 1.7  | 1.7  | 1.8  | 1.8  | 1.8  | 1.8  | 1.8   | ns    |
| SSTL2 II     | 0.8         | 1.6         | 1.6  | 1.6  | 1.6  | 1.7  | 1.7  | 1.7  | 1.7  | 1.7   | ns    |
| SSTL3 I      | 0.8         | 1.6         | 1.7  | 1.7  | 1.7  | 1.7  | 1.7  | 1.7  | 1.8  | 1.8   | ns    |
| SSTL3 II     | 0.7         | 1.5         | 1.5  | 1.6  | 1.6  | 1.6  | 1.6  | 1.6  | 1.6  | 1.7   | ns    |
| CTT          | 1.0         | 1.8         | 1.8  | 1.8  | 1.9  | 1.9  | 1.9  | 1.9  | 1.9  | 2.0   | ns    |
| AGP          | 1.0         | 1.8         | 1.8  | 1.9  | 1.9  | 1.9  | 1.9  | 1.9  | 1.9  | 2.0   | ns    |

\*S = Slow Slew Rate, F = Fast Slew Rate

### Notes:

1. Listed above are representative values where one global clock input drives one vertical clock line in each accessible column, and where all accessible IOB and CLB flip-flops are clocked by the global clock net.
2. Input and output timing is measured at 1.4 V for LVTTTL. For other I/O standards, see [Table 3](#). In all cases, an 8 pF external capacitive load is used.

## Global Clock Set-Up and Hold for LVTTL Standard, *without* DLL

| Description   | Symbol                               | Device  | Speed Grade |         |         |         | Units      |
|---|--------------------------------------|---------|-------------|---------|---------|---------|------------|
|   |                                      |         | Min         | -6      | -5      | -4      |            |
| Input Setup and Hold Time Relative to Global Clock Input Signal for LVTTL Standard. <sup>(2)</sup> For data input with different standards, adjust the setup time delay by the values shown in Input Delay Adjustments. |                                      |         |             |         |         |         |            |
| Full Delay<br>Global Clock and IFF, without<br>DLL  | T <sub>PSFD</sub> /T <sub>PHFD</sub> | XCV50   | 0.6 / 0     | 2.3 / 0 | 2.6 / 0 | 2.9 / 0 | ns,<br>min |
|   |                                      | XCV100  | 0.6 / 0     | 2.3 / 0 | 2.6 / 0 | 3.0 / 0 | ns,<br>min |
|   |                                      | XCV150  | 0.6 / 0     | 2.4 / 0 | 2.7 / 0 | 3.1 / 0 | ns,<br>min |
|   |                                      | XCV200  | 0.7 / 0     | 2.5 / 0 | 2.8 / 0 | 3.2 / 0 | ns,<br>min |
|   |                                      | XCV300  | 0.7 / 0     | 2.5 / 0 | 2.8 / 0 | 3.2 / 0 | ns,<br>min |
|   |                                      | XCV400  | 0.7 / 0     | 2.6 / 0 | 2.9 / 0 | 3.3 / 0 | ns,<br>min |
|   |                                      | XCV600  | 0.7 / 0     | 2.6 / 0 | 2.9 / 0 | 3.3 / 0 | ns,<br>min |
|   |                                      | XCV800  | 0.7 / 0     | 2.7 / 0 | 3.1 / 0 | 3.5 / 0 | ns,<br>min |
|   |                                      | XCV1000 | 0.7 / 0     | 2.8 / 0 | 3.1 / 0 | 3.6 / 0 | ns,<br>min |

IFF = Input Flip-Flop or Latch

**Notes: Notes:**

1. Set-up time is measured relative to the Global Clock input signal with the fastest route and the lightest load. Hold time is measured relative to the Global Clock input signal with the slowest route and heaviest load.
2. A Zero "0" Hold Time listing indicates no hold time or a negative hold time. Negative values can not be guaranteed "best-case", but if a "0" is listed, there is no positive hold time.

Table 2: Virtex Pinout Tables (Chip-Scale and QFP Packages) (Continued)

| Pin Name  | Device     | CS144   | TQ144  | PQ/HQ240  |
|---|------------|---|--|---|
| $V_{CCO}$   | All        | Banks 0 and 1:<br>A2, A13, D7<br>Banks 2 and 3:<br>B12, G11, M13<br>Banks 4 and 5:<br>N1, N7, N13<br>Banks 6 and 7:<br>B2, G2, M2 | No I/O Banks in this package:<br>1, 17, 37, 55, 73, 92, 109, 128 | No I/O Banks in this package:<br>15, 30, 44, 61, 76, 90, 105, 121, 136, 150, 165, 180, 197, 212, 226, 240 |
| $V_{REF}$ Bank 0<br>( $V_{REF}$ pins are listed incrementally. Connect all pins listed for both the required device and all smaller devices listed in the same package.)<br>Within each bank, if input reference voltage is not required, all $V_{REF}$ pins are general I/O. | XCV50      | C4, D6  | 5, 13  | 218, 232  |
|   | XCV100/150 | ... + B4  | ... + 7  | ... + 229   |
|   | XCV200/300 | N/A   | N/A  | ... + 236   |
|   | XCV400     | N/A   | N/A  | ... + 215   |
|   | XCV600     | N/A   | N/A  | ... + 230   |
|   | XCV800     | N/A   | N/A  | ... + 222   |
| $V_{REF}$ Bank 1<br>( $V_{REF}$ pins are listed incrementally. Connect all pins listed for both the required device and all smaller devices listed in the same package.)<br>Within each bank, if input reference voltage is not required, all $V_{REF}$ pins are general I/O. | XCV50      | A10, B8   | 22, 30   | 191, 205  |
|   | XCV100/150 | ... + D9  | ... + 28   | ... + 194   |
|   | XCV200/300 | N/A   | N/A  | ... + 187   |
|   | XCV400     | N/A   | N/A  | ... + 208   |
|   | XCV600     | N/A   | N/A  | ... + 193   |
|   | XCV800     | N/A   | N/A  | ... + 201   |
| $V_{REF}$ Bank 2<br>( $V_{REF}$ pins are listed incrementally. Connect all pins listed for both the required device and all smaller devices listed in the same package.)<br>Within each bank, if input reference voltage is not required, all $V_{REF}$ pins are general I/O. | XCV50      | D11, F10  | 42, 50   | 157, 171  |
|   | XCV100/150 | ... + D13   | ... + 44   | ... + 168   |
|   | XCV200/300 | N/A   | N/A  | ... + 175   |
|   | XCV400     | N/A   | N/A  | ... + 154   |
|   | XCV600     | N/A   | N/A  | ... + 169   |
|   | XCV800     | N/A   | N/A  | ... + 161   |

Table 2: Virtex Pinout Tables (Chip-Scale and QFP Packages) (Continued)

| Pin Name  | Device     | CS144   | TQ144  | PQ/HQ240   |
|---|------------|---|--|--|
| <b>V<sub>REF</sub> Bank 6</b><br>(V <sub>REF</sub> pins are listed incrementally. Connect all pins listed for both the required device and all smaller devices listed in the same package.)<br>Within each bank, if input reference voltage is not required, all V <sub>REF</sub> pins are general I/O. | XCV50      | H2, K1  | 116, 123   | 36, 50   |
|   | XCV100/150 | ... + J3  | ... + 118  | ... + 47   |
|   | XCV200/300 | N/A   | N/A  | ... + 54   |
|   | XCV400     | N/A   | N/A  | ... + 33   |
|   | XCV600     | N/A   | N/A  | ... + 48   |
|   | XCV800     | N/A   | N/A  | ... + 40   |
| <b>V<sub>REF</sub> Bank 7</b><br>(V <sub>REF</sub> pins are listed incrementally. Connect all pins listed for both the required device and all smaller devices listed in the same package.)<br>Within each bank, if input reference voltage is not required, all V <sub>REF</sub> pins are general I/O. | XCV50      | D4, E1  | 133, 140   | 9, 23  |
|   | XCV100/150 | ... + D2  | ... + 138  | ... + 12   |
|   | XCV200/300 | N/A   | N/A  | ... + 5  |
|   | XCV400     | N/A   | N/A  | ... + 26   |
|   | XCV600     | N/A   | N/A  | ... + 11   |
|   | XCV800     | N/A   | N/A  | ... + 19   |
| <b>GND</b>  | All        | A1, B9, B11, C7, D5, E4, E11, F1, G10, J1, J12, L3, L5, L7, L9, N12 | 9, 18, 26, 35, 46, 54, 64, 75, 83, 91, 100, 111, 120, 129, 136, 144, | 1, 8, 14, 22, 29, 37, 45, 51, 59, 69, 75, 83, 91, 98, 106, 112, 119, 129, 135, 143, 151, 158, 166, 172, 182, 190, 196, 204, 211, 219, 227, 233 |

Table 3: Virtex Pinout Tables (BGA)

| Pin Name  | Device | BG256 | BG352 | BG432 | BG560 |
|-----------|--------|-------|-------|-------|-------|
| GCK0      | All    | Y11   | AE13  | AL16  | AL17  |
| GCK1      | All    | Y10   | AF14  | AK16  | AJ17  |
| GCK2      | All    | A10   | B14   | A16   | D17   |
| GCK3      | All    | B10   | D14   | D17   | A17   |
| M0        | All    | Y1    | AD24  | AH28  | AJ29  |
| M1        | All    | U3    | AB23  | AH29  | AK30  |
| M2        | All    | W2    | AC23  | AJ28  | AN32  |
| CCLK      | All    | B19   | C3    | D4    | C4    |
| PROGRAM   | All    | Y20   | AC4   | AH3   | AM1   |
| DONE      | All    | W19   | AD3   | AH4   | AJ5   |
| INIT      | All    | U18   | AD2   | AJ2   | AH5   |
| BUSY/DOUT | All    | D18   | E4    | D3    | D4    |
| D0/DIN    | All    | C19   | D3    | C2    | E4    |
| D1        | All    | E20   | G1    | K4    | K3    |
| D2        | All    | G19   | J3    | K2    | L4    |
| D3        | All    | J19   | M3    | P4    | P3    |
| D4        | All    | M19   | R3    | V4    | W4    |
| D5        | All    | P19   | U4    | AB1   | AB5   |
| D6        | All    | T20   | V3    | AB3   | AC4   |
| D7        | All    | V19   | AC3   | AG4   | AJ4   |
| WRITE     | All    | A19   | D5    | B4    | D6    |
| CS        | All    | B18   | C4    | D5    | A2    |
| TDI       | All    | C17   | B3    | B3    | D5    |
| TDO       | All    | A20   | D4    | C4    | E6    |
| TMS       | All    | D3    | D23   | D29   | B33   |
| TCK       | All    | A1    | C24   | D28   | E29   |
| DXN       | All    | W3    | AD23  | AH27  | AK29  |
| DXP       | All    | V4    | AE24  | AK29  | AJ28  |

Table 3: Virtex Pinout Tables (BGA) (Continued)

| Pin Name   | Device              | BG256   | BG352   | BG432   | BG560   |
|--|---------------------|---|---|---|---|
| <b>V<sub>CCINT</sub></b><br><b>Notes:</b> <ul style="list-style-type: none"> <li>Superset includes all pins, including the ones in <b>bold</b> type. Subset excludes pins in <b>bold</b> type.</li> <li>In BG352, for XCV300 all the V<sub>CCINT</sub> pins in the superset must be connected. For XCV150/200, V<sub>CCINT</sub> pins in the subset must be connected, and pins in <b>bold</b> type can be left unconnected (these unconnected pins cannot be used as user I/O.)</li> <li>In BG432, for XCV400/600/800 all V<sub>CCINT</sub> pins in the superset must be connected. For XCV300, V<sub>CCINT</sub> pins in the subset must be connected, and pins in <b>bold</b> type can be left unconnected (these unconnected pins cannot be used as user I/O.)</li> <li>In BG560, for XCV800/1000 all V<sub>CCINT</sub> pins in the superset must be connected. For XCV400/600, V<sub>CCINT</sub> pins in the subset must be connected, and pins in <b>bold</b> type can be left unconnected (these unconnected pins cannot be used as user I/O.)</li> </ul> | XCV50/100           | C10, D6, D15, F4, F17, L3, L18, R4, R17, U6, U15, V10 | N/A   | N/A   | N/A   |
|  | XCV150/200/300      | Same as above   | A20, C14, D10, J24, K4, P2, P25, V24, W2, AC10, AE14, AE19, <b>B16, D12, L1, L25, R23, T1, AF11, AF16</b> | A10, A17, B23, C14, C19, K3, K29, N2, N29, T1, T29, W2, W31, AB2, AB30, AJ10, AJ16, AK13, AK19, AK22, <b>B26, C7, F1, F30, AE29, AF1, AH8, AH24</b> | N/A   |
|  | XCV400/600/800/1000 | N/A   | N/A   | Same as above   | A21, B14, B18, B28, C24, E9, E12, F2, H30, J1, K32, N1, N33, U5, U30, Y2, Y31, AD2, AD32, AG3, AG31, AK8, AK11, AK17, AK20, AL14, AL27, AN25, <b>B12, C22, M3, N29, AB2, AB32, AJ13, AL22</b> |
| V <sub>CCO</sub> , Bank 0  | All                 | D7, D8  | A17, B25, D19   | A21, C29, D21   | A22, A26, A30, B19, B32   |
| V <sub>CCO</sub> , Bank 1  | All                 | D13, D14  | A10, D7, D13  | A1, A11, D11  | A10, A16, B13, C3, E5   |
| V <sub>CCO</sub> , Bank 2  | All                 | G17, H17  | B2, H4, K1  | C3, L1, L4  | B2, D1, H1, M1, R2  |
| V <sub>CCO</sub> , Bank 3  | All                 | N17, P17  | P4, U1, Y4  | AA1, AA4, AJ3   | V1, AA2, AD1, AK1, AL2  |
| V <sub>CCO</sub> , Bank 4  | All                 | U13, U14  | AC8, AE2, AF10  | AH11, AL1, AL11   | AM2, AM15, AN4, AN8, AN12   |
| V <sub>CCO</sub> , Bank 5  | All                 | U7, U8  | AC14, AC20, AF17  | AH21, AJ29, AL21  | AL31, AM21, AN18, AN24, AN30  |
| V <sub>CCO</sub> , Bank 6  | All                 | N4, P4  | U26, W23, AE25  | AA28, AA31, AL31  | W32, AB33, AF33, AK33, AM32   |

Table 3: Virtex Pinout Tables (BGA) (Continued)

| Pin Name  | Device     | BG256     | BG352            | BG432                  | BG560                        |
|---|------------|-----------|------------------|------------------------|------------------------------|
| <b>V<sub>REF</sub> Bank 3</b><br>(V <sub>REF</sub> pins are listed incrementally. Connect all pins listed for both the required device and all smaller devices listed in the same package.)<br>Within each bank, if input reference voltage is not required, all V <sub>REF</sub> pins are general I/O. | XCV50      | M18, V20  | N/A              | N/A                    | N/A                          |
|   | XCV100/150 | ... + R19 | R4, V4, Y3       | N/A                    | N/A                          |
|   | XCV200/300 | ... + P18 | ... + AC2        | V2, AB4, AD4, AF3      | N/A                          |
|   | XCV400     | N/A       | N/A              | ... + U2               | V4, W5, AD3, AE5, AK2        |
|   | XCV600     | N/A       | N/A              | ... + AC3              | ... + AF1                    |
|   | XCV800     | N/A       | N/A              | ... + Y3               | ... + AA4                    |
|   | XCV1000    | N/A       | N/A              | N/A                    | ... + AH4                    |
| <b>V<sub>REF</sub> Bank 4</b><br>(V <sub>REF</sub> pins are listed incrementally. Connect all pins listed for both the required device and all smaller devices listed in the same package.)<br>Within each bank, if input reference voltage is not required, all V <sub>REF</sub> pins are general I/O. | XCV50      | V12, Y18  | N/A              | N/A                    | N/A                          |
|   | XCV100/150 | ... + W15 | AC12, AE5, AE8,  | N/A                    | N/A                          |
|   | XCV200/300 | ... + V14 | ... + AE4        | AJ7, AL4, AL8, AL13    | N/A                          |
|   | XCV400     | N/A       | N/A              | ... + AK15             | AL7, AL10, AL16, AM4, AM14   |
|   | XCV600     | N/A       | N/A              | ... + AK8              | ... + AL9                    |
|   | XCV800     | N/A       | N/A              | ... + AJ12             | ... + AK13                   |
|   | XCV1000    | N/A       | N/A              | N/A                    | ... + AN3                    |
| <b>V<sub>REF</sub> Bank 5</b><br>(V <sub>REF</sub> pins are listed incrementally. Connect all pins listed for both the required device and all smaller devices listed in the same package.)<br>Within each bank, if input reference voltage is not required, all V <sub>REF</sub> pins are general I/O. | XCV50      | V9, Y3    | N/A              | N/A                    | N/A                          |
|   | XCV100/150 | ... + W6  | AC15, AC18, AD20 | N/A                    | N/A                          |
|   | XCV200/300 | ... + V7  | ... + AE23       | AJ18, AJ25, AK23, AK27 | N/A                          |
|   | XCV400     | N/A       | N/A              | ... + AJ17             | AJ18, AJ25, AL20, AL24, AL29 |
|   | XCV600     | N/A       | N/A              | ... + AL24             | ... + AM26                   |
|   | XCV800     | N/A       | N/A              | ... + AH19             | ... + AN23                   |
|   | XCV1000    | N/A       | N/A              | N/A                    | ... + AK28                   |
| <b>V<sub>REF</sub> Bank 6</b><br>(V <sub>REF</sub> pins are listed incrementally. Connect all pins listed for both the required device and all smaller devices listed in the same package.)<br>Within each bank, if input reference voltage is not required, all V <sub>REF</sub> pins are general I/O. | XCV50      | M2, R3    | N/A              | N/A                    | N/A                          |
|   | XCV100/150 | ... + T1  | R24, Y26, AA25,  | N/A                    | N/A                          |
|   | XCV200/300 | ... + T3  | ... + AD26       | V28, AB28, AE30, AF28  | N/A                          |
|   | XCV400     | N/A       | N/A              | ... + U28              | V29, Y32, AD31, AE29, AK32   |
|   | XCV600     | N/A       | N/A              | ... + AC28             | ... + AE31                   |
|   | XCV800     | N/A       | N/A              | ... + Y30              | ... + AA30                   |
|   | XCV1000    | N/A       | N/A              | N/A                    | ... + AH30                   |

## TQ144 Pin Function Diagram





Figure 2: TQ144 Pin Function Diagram


## BG432 Pin Function Diagram



DS003\_21\_100300

**Figure 6: BG432 Pin Function Diagram**

## FG256 Pin Function Diagram



## FG256 (Top view)

Figure 8: FG256 Pin Function Diagram

## Revision History

| Date        | Version | Revision  |
|-------------|---------|---|
| 11/98       | 1.0     | Initial Xilinx release.   |
| 01/99-02/99 | 1.2-1.3 | Both versions updated package drawings and specs.   |
| 05/99       | 1.4     | Addition of package drawings and specifications.  |
| 05/99       | 1.5     | Replaced FG 676 & FG680 package drawings.   |
| 07/99       | 1.6     | Changed Boundary Scan Information and changed Figure 11, Boundary Scan Bit Sequence. Updated IOB Input & Output delays. Added Capacitance info for different I/O Standards. Added 5 V tolerant information. Added DLL Parameters and waveforms and new Pin-to-pin Input and Output Parameter tables for Global Clock Input to Output and Setup and Hold. Changed Configuration Information including Figures 12, 14, 17 & 19. Added device-dependent listings for quiescent currents ICCINTQ and ICCOQ. Updated IOB Input and Output Delays based on default standard of LVTTTL, 12 mA, Fast Slew Rate. Added IOB Input Switching Characteristics Standard Adjustments. |
| 09/99       | 1.7     | Speed grade update to preliminary status, Power-on specification and Clock-to-Out Minimums additions, "0" hold time listing explanation, quiescent current listing update, and Figure 6 ADDRA input label correction. Added $T_{IJITCC}$ parameter, changed $T_{OJIT}$ to $T_{OPHASE}$ .  |
| 01/00       | 1.8     | Update to speed.txt file 1.96. Corrections for CRs 111036, 111137, 112697, 115479, 117153, 117154, and 117612. Modified notes for Recommended Operating Conditions (voltage and temperature). Changed Bank information for $V_{CCO}$ in CS144 package on p.43.  |
| 01/00       | 1.9     | Updated DLL Jitter Parameter table and waveforms, added Delay Measurement Methodology table for different I/O standards, changed buffered Hex line info and Input/Output Timing measurement notes.  |
| 03/00       | 2.0     | New TBCKO values; corrected FG680 package connection drawing; new note about status of CCLK pin after configuration.  |
| 05/00       | 2.1     | Modified "Pins not listed..." statement. Speed grade update to Final status.  |
| 05/00       | 2.2     | Modified Table 18.  |
| 09/00       | 2.3     | <ul style="list-style-type: none"> <li>Added XCV400 values to table under <b>Minimum Clock-to-Out for Virtex Devices</b>.</li> <li>Corrected Units column in table under <b>IOB Input Switching Characteristics</b>.</li> <li>Added values to table under <b>CLB SelectRAM Switching Characteristics</b>.</li> </ul>  |
| 10/00       | 2.4     | <ul style="list-style-type: none"> <li>Corrected pinout info for devices in the BG256, BG432, and BG560 pkgs in Table 18.</li> <li>Corrected <b>BG256 Pin Function Diagram</b>.</li> </ul>  |
| 04/02/01    | 2.5     | <ul style="list-style-type: none"> <li>Revised minimums for <b>Global Clock Set-Up and Hold for LVTTTL Standard, with DLL</b>.</li> <li>Converted file to modularized format. See section <b>Virtex Data Sheet</b>, below.</li> </ul>   |
| 04/19/01    | 2.6     | <ul style="list-style-type: none"> <li>Corrected pinout information for FG676 device in <b>Table 4</b>. (Added AB22 pin.)</li> </ul>  |
| 07/19/01    | 2.7     | <ul style="list-style-type: none"> <li>Clarified <math>V_{CCINT}</math> pinout information and added AE19 pin for BG352 devices in <b>Table 3</b>.</li> <li>Changed pinouts listed for BG352 XCV400 devices in banks 0 thru 7.</li> </ul>   |
| 07/19/02    | 2.8     | <ul style="list-style-type: none"> <li>Changed pinouts listed for GND in TQ144 devices (see <b>Table 2</b>).</li> </ul>   |
| 03/01/13    | 4.0     | The products listed in this data sheet are obsolete. See <a href="#">XCN10016</a> for further information.  |

## Virtex Data Sheet

The Virtex Data Sheet contains the following modules:

- DS003-1, Virtex 2.5V FPGAs:  
Introduction and Ordering Information (Module 1)
- DS003-2, Virtex 2.5V FPGAs:  
Functional Description (Module 2)
- DS003-3, Virtex 2.5V FPGAs:  
DC and Switching Characteristics (Module 3)
- DS003-4, Virtex 2.5V FPGAs:  
Pinout Tables (Module 4)