

Welcome to **E-XFL.COM** 

# Understanding <u>Embedded - FPGAs (Field Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

| Details                        |  |
|--------------------------------|--|
| Product Status                 | Obsolete   |
| Number of LABs/CLBs            | 4704   |
| Number of Logic Elements/Cells | 21168  |
| Total RAM Bits                 | 114688   |
| Number of I/O                  | 166  |
| Number of Gates                | 888439   |
| Voltage - Supply               | 2.375V ~ 2.625V  |
| Mounting Type                  | Surface Mount  |
| Operating Temperature          | 0°C ~ 85°C (TJ)  |
| Package / Case                 | 240-BFQFP Exposed Pad                                      |
| Supplier Device Package        | 240-PQFP (32x32)   |
| Purchase URL                   | https://www.e-xfl.com/product-detail/xilinx/xcv800-4hq240c |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



## **Virtex Architecture**

Virtex devices feature a flexible, regular architecture that comprises an array of configurable logic blocks (CLBs) surrounded by programmable input/output blocks (IOBs), all interconnected by a rich hierarchy of fast, versatile routing resources. The abundance of routing resources permits the Virtex family to accommodate even the largest and most complex designs.

Virtex FPGAs are SRAM-based, and are customized by loading configuration data into internal memory cells. In some modes, the FPGA reads its own configuration data from an external PROM (master serial mode). Otherwise, the configuration data is written into the FPGA (Select-MAP<sup>TM</sup>, slave serial, and JTAG modes).

The standard Xilinx Foundation™ and Alliance Series™ Development systems deliver complete design support for Virtex, covering every aspect from behavioral and schematic entry, through simulation, automatic design translation and implementation, to the creation, downloading, and readback of a configuration bit stream.

## **Higher Performance**

Virtex devices provide better performance than previous generations of FPGA. Designs can achieve synchronous system clock rates up to 200 MHz including I/O. Virtex inputs and outputs comply fully with PCI specifications, and interfaces can be implemented that operate at 33 MHz or 66 MHz. Additionally, Virtex supports the hot-swapping requirements of Compact PCI.

Xilinx thoroughly benchmarked the Virtex family. While performance is design-dependent, many designs operated internally at speeds in excess of 100 MHz and can achieve 200 MHz. Table 2 shows performance data for representative circuits, using worst-case timing parameters.

Table 2: Performance for Common Circuit Functions

| Function              | Bits    | Virtex -6 |
|-----------------------|---------|-----------|
| Register-to-Register  |         |           |
| Adder                 | 16      | 5.0 ns    |
| Audei                 | 64      | 7.2 ns    |
| Pipelined Multiplier  | 8 x 8   | 5.1 ns    |
|                       | 16 x 16 | 6.0 ns    |
| Address Decoder       | 16      | 4.4 ns    |
|                       | 64      | 6.4 ns    |
| 16:1 Multiplexer      |         | 5.4 ns    |
| Parity Tree           | 9       | 4.1 ns    |
|                       | 18      | 5.0 ns    |
|                       | 36      | 6.9 ns    |
| Chip-to-Chip          |         |           |
| HSTL Class IV         |         | 200 MHz   |
| LVTTL,16mA, fast slew |         | 180 MHz   |



# **Revision History**

| Date        | Version | Revision   |
|-------------|---------|--|
| 11/98       | 1.0     | Initial Xilinx release.  |
| 01/99-02/99 | 1.2-1.3 | Both versions updated package drawings and specs.  |
| 05/99       | 1.4     | Addition of package drawings and specifications.   |
| 05/99       | 1.5     | Replaced FG 676 & FG680 package drawings.  |
| 07/99       | 1.6     | Changed Boundary Scan Information and changed Figure 11, Boundary Scan Bit Sequence. Updated IOB Input & Output delays. Added Capacitance info for different I/O Standards. Added 5 V tolerant information. Added DLL Parameters and waveforms and new Pin-to-pin Input and Output Parameter tables for Global Clock Input to Output and Setup and Hold. Changed Configuration Information including Figures 12, 14, 17 & 19. Added device-dependent listings for quiescent currents ICCINTQ and ICCOQ. Updated IOB Input and Output Delays based on default standard of LVTTL, 12 mA, Fast Slew Rate. Added IOB Input Switching Characteristics Standard Adjustments. |
| 09/99       | 1.7     | Speed grade update to preliminary status, Power-on specification and Clock-to-Out Minimums additions, "0" hold time listing explanation, quiescent current listing update, and Figure 6 ADDRA input label correction. Added T <sub>IJITCC</sub> parameter, changed T <sub>OJIT</sub> to T <sub>OPHASE</sub> .  |
| 01/00       | 1.8     | Update to speed.txt file 1.96. Corrections for CRs 111036,111137, 112697, 115479, 117153, 117154, and 117612. Modified notes for Recommended Operating Conditions (voltage and temperature). Changed Bank information for V <sub>CCO</sub> in CS144 package on p.43.   |
| 01/00       | 1.9     | Updated DLL Jitter Parameter table and waveforms, added Delay Measurement Methodology table for different I/O standards, changed buffered Hex line info and Input/Output Timing measurement notes.   |
| 03/00       | 2.0     | New TBCKO values; corrected FG680 package connection drawing; new note about status of CCLK pin after configuration.   |
| 05/00       | 2.1     | Modified "Pins not listed" statement. Speed grade update to Final status.  |
| 05/00       | 2.2     | Modified Table 18.   |
| 09/00       | 2.3     | <ul> <li>Added XCV400 values to table under Minimum Clock-to-Out for Virtex Devices.</li> <li>Corrected Units column in table under IOB Input Switching Characteristics.</li> <li>Added values to table under CLB SelectRAM Switching Characteristics.</li> </ul>  |
| 10/00       | 2.4     | <ul> <li>Corrected Pinout information for devices in the BG256, BG432, and BG560 packages in Table 18.</li> <li>Corrected BG256 Pin Function Diagram.</li> </ul>   |
| 04/01       | 2.5     | <ul> <li>Revised minimums for Global Clock Set-Up and Hold for LVTTL Standard, with DLL.</li> <li>Converted file to modularized format. See Virtex Data Sheet section.</li> </ul>  |
| 03/13       | 4.0     | The products listed in this data sheet are obsolete. See XCN10016 for further information.   |

# **Virtex Data Sheet**

The Virtex Data Sheet contains the following modules:

- DS003-1, Virtex 2.5V FPGAs: Introduction and Ordering Information (Module 1)
- DS003-2, Virtex 2.5V FPGAs: Functional Description (Module 2)

- DS003-3, Virtex 2.5V FPGAs: DC and Switching Characteristics (Module 3)
- DS003-4, Virtex 2.5V FPGAs: Pinout Tables (Module 4)




DS003-2 (v4.0) March 1, 2013

# Virtex<sup>™</sup> 2.5 V Field Programmable Gate Arrays

#### **Product Specification**

The output buffer and all of the IOB control signals have independent polarity controls.



vao\_b.eps

Figure 1: Virtex Architecture Overview

All pads are protected against damage from electrostatic discharge (ESD) and from over-voltage transients. Two forms of over-voltage protection are provided, one that permits 5 V compliance, and one that does not. For 5 V compliance, a Zener-like structure connected to ground turns on when the output rises to approximately 6.5 V. When PCI 3.3 V compliance is required, a conventional clamp diode is connected to the output supply voltage,  $V_{\rm CCO}$ .

Optional pull-up and pull-down resistors and an optional weak-keeper circuit are attached to each pad. Prior to configuration, all pins not involved in configuration are forced into their high-impedance state. The pull-down resistors and the weak-keeper circuits are inactive, but inputs can optionally be pulled up.

The activation of pull-up resistors prior to configuration is controlled on a global basis by the configuration mode pins. If the pull-up resistors are not activated, all the pins will float. Consequently, external pull-up or pull-down resistors must be provided on pins required to be at a well-defined logic level prior to configuration.

All Virtex IOBs support IEEE 1149.1-compatible boundary scan testing.

# **Architectural Description**

# **Virtex Array**

The Virtex user-programmable gate array, shown in Figure 1, comprises two major configurable elements: configurable logic blocks (CLBs) and input/output blocks (IOBs).

- CLBs provide the functional elements for constructing logic
- IOBs provide the interface between the package pins and the CLBs

CLBs interconnect through a general routing matrix (GRM). The GRM comprises an array of routing switches located at the intersections of horizontal and vertical routing channels. Each CLB nests into a VersaBlock™ that also provides local routing resources to connect the CLB to the GRM.

The VersaRing<sup>™</sup> I/O interface provides additional routing resources around the periphery of the device. This routing improves I/O routability and facilitates pin locking.

The Virtex architecture also includes the following circuits that connect to the GRM.

- Dedicated block memories of 4096 bits each
- Clock DLLs for clock-distribution delay compensation and clock domain control
- 3-State buffers (BUFTs) associated with each CLB that drive dedicated segmentable horizontal routing resources

Values stored in static memory cells control the configurable logic elements and interconnect resources. These values load into the memory cells on power-up, and can reload if necessary to change the function of the device.

## Input/Output Block

The Virtex IOB, Figure 2, features SelectIO™ inputs and outputs that support a wide variety of I/O signalling standards, see Table 1.

The three IOB storage elements function either as edge-triggered D-type flip-flops or as level sensitive latches. Each IOB has a clock signal (CLK) shared by the three flip-flops and independent clock enable signals for each flip-flop.

In addition to the CLK and CE control signals, the three flip-flops share a Set/Reset (SR). For each flip-flop, this signal can be independently configured as a synchronous Set, a synchronous Reset, an asynchronous Preset, or an asynchronous Clear.

© 1999-2013 Xilinx, Inc. All rights reserved. All Xilinx trademarks, registered trademarks, patents, and disclaimers are as listed at <a href="http://www.xilinx.com/legal.htm">http://www.xilinx.com/legal.htm</a>.
All other trademarks and registered trademarks are the property of their respective owners. All specifications are subject to change without notice.




Figure 5: Detailed View of Virtex Slice

#### Additional Logic

The F5 multiplexer in each slice combines the function generator outputs. This combination provides either a function generator that can implement any 5-input function, a 4:1 multiplexer, or selected functions of up to nine inputs.

Similarly, the F6 multiplexer combines the outputs of all four function generators in the CLB by selecting one of the F5-multiplexer outputs. This permits the implementation of any 6-input function, an 8:1 multiplexer, or selected functions of up to 19 inputs.

Each CLB has four direct feedthrough paths, one per LC. These paths provide extra data input lines or additional local routing that does not consume logic resources.

#### Arithmetic Logic

Dedicated carry logic provides fast arithmetic carry capability for high-speed arithmetic functions. The Virtex CLB supports two separate carry chains, one per Slice. The height of the carry chains is two bits per CLB.

The arithmetic logic includes an XOR gate that allows a 1-bit full adder to be implemented within an LC. In addition, a dedicated AND gate improves the efficiency of multiplier implementation.

The dedicated carry path can also be used to cascade function generators for implementing wide logic functions.

#### **BUFTs**

Each Virtex CLB contains two 3-state drivers (BUFTs) that can drive on-chip busses. See **Dedicated Routing**, page 7. Each Virtex BUFT has an independent 3-state control pin and an independent input pin.

#### **Block SelectRAM**

Virtex FPGAs incorporate several large block SelectRAM memories. These complement the distributed LUT SelectRAMs that provide shallow RAM structures implemented in CLBs.

Block SelectRAM memory blocks are organized in columns. All Virtex devices contain two such columns, one along each vertical edge. These columns extend the full height of the chip. Each memory block is four CLBs high, and consequently, a Virtex device 64 CLBs high contains 16 memory blocks per column, and a total of 32 blocks.

Table 3 shows the amount of block SelectRAM memory that is available in each Virtex device.

Table 3: Virtex Block SelectRAM Amounts

| Device  | # of Blocks | Total Block SelectRAM Bits |
|---------|-------------|----------------------------|
| XCV50   | 8           | 32,768                     |
| XCV100  | 10          | 40,960                     |
| XCV150  | 12          | 49,152                     |
| XCV200  | 14          | 57,344                     |
| XCV300  | 16          | 65,536                     |
| XCV400  | 20          | 81,920                     |
| XCV600  | 24          | 98,304                     |
| XCV800  | 28          | 114,688                    |
| XCV1000 | 32          | 131,072                    |




Figure 11: Boundary Scan Bit Sequence

Table 5: Boundary Scan Instructions

| Boundary-Scan<br>Command | Binary<br>Code(4:0) | Description   |
|--------------------------|---------------------|---|
| EXTEST                   | 00000               | Enables boundary-scan EXTEST operation                  |
| SAMPLE/PRELOAD           | 00001               | Enables boundary-scan<br>SAMPLE/PRELOAD<br>operation    |
| USER 1                   | 00010               | Access user-defined register 1                          |
| USER 2                   | 00011               | Access user-defined register 2                          |
| CFG_OUT                  | 00100               | Access the configuration bus for read operations.       |
| CFG_IN                   | 00101               | Access the configuration bus for write operations.      |
| INTEST                   | 00111               | Enables boundary-scan INTEST operation                  |
| USERCODE                 | 01000               | Enables shifting out<br>USER code                       |
| IDCODE                   | 01001               | Enables shifting out of ID Code                         |
| HIGHZ                    | 01010               | 3-states output pins while enabling the Bypass Register |
| JSTART                   | 01100               | Clock the start-up sequence when StartupClk is TCK      |
| BYPASS                   | 11111               | Enables BYPASS  |
| RESERVED                 | All other codes     | Xilinx reserved instructions                            |

### Identification Registers

The IDCODE register is supported. By using the IDCODE, the device connected to the JTAG port can be determined.

The IDCODE register has the following binary format:

vvvv:ffff:fffa:aaaa:aaaa:cccc:cccc1

where

v = the die version number

f = the family code (03h for Virtex family)

a = the number of CLB rows (ranges from 010h for XCV50 to 040h for XCV1000)

c = the company code (49h for Xilinx)

The USERCODE register is supported. By using the USER-CODE, a user-programmable identification code can be loaded and shifted out for examination. The identification code is embedded in the bitstream during bitstream generation and is valid only after configuration.

Table 6: IDCODEs Assigned to Virtex FPGAs

| FPGA    | IDCODE    |
|---------|-----------|
| XCV50   | v0610093h |
| XCV100  | v0614093h |
| XCV150  | v0618093h |
| XCV200  | v061C093h |
| XCV300  | v0620093h |
| XCV400  | v0628093h |
| XCV600  | v0630093h |
| XCV800  | v0638093h |
| XCV1000 | v0640093h |

#### Including Boundary Scan in a Design

Since the boundary scan pins are dedicated, no special element needs to be added to the design unless an internal data register (USER1 or USER2) is desired.

If an internal data register is used, insert the boundary scan symbol and connect the necessary pins as appropriate.

# **Development System**

Virtex FPGAs are supported by the Xilinx Foundation and Alliance CAE tools. The basic methodology for Virtex design consists of three interrelated steps: design entry, implementation, and verification. Industry-standard tools are used for design entry and simulation (for example, Synopsys FPGA Express), while Xilinx provides proprietary architecture-specific tools for implementation.

The Xilinx development system is integrated under the Xilinx Design Manager (XDM™) software, providing design-



# **Configuration**

Virtex devices are configured by loading configuration data into the internal configuration memory. Some of the pins used for this are dedicated configuration pins, while others can be re-used as general purpose inputs and outputs once configuration is complete.

The following are dedicated pins:

- Mode pins (M2, M1, M0)
- Configuration clock pin (CCLK)
- PROGRAM pin
- DONE pin
- Boundary-scan pins (TDI, TDO, TMS, TCK)

Depending on the configuration mode chosen, CCLK can be an output generated by the FPGA, or it can be generated externally and provided to the FPGA as an input. The PROGRAM pin must be pulled High prior to reconfiguration.

Note that some configuration pins can act as outputs. For correct operation, these pins can require a  $V_{CCO}$  of 3.3 V to permit LVTTL operation. All the pins affected are in banks 2 or 3. The configuration pins needed for SelectMap (CS, Write) are located in bank 1.

After Virtex devices are configured, unused IOBs function as 3-state OBUFTs with weak pull downs. For a more detailed description than that given below, see the XAPP138, Virtex Configuration and Readback.

## **Configuration Modes**

Virtex supports the following four configuration modes.

- Slave-serial mode
- Master-serial mode
- SelectMAP mode
- · Boundary-scan mode

The Configuration mode pins (M2, M1, M0) select among these configuration modes with the option in each case of having the IOB pins either pulled up or left floating prior to configuration. The selection codes are listed in Table 7.

Configuration through the boundary-scan port is always available, independent of the mode selection. Selecting the boundary-scan mode simply turns off the other modes. The three mode pins have internal pull-up resistors, and default to a logic High if left unconnected. However, it is recommended to drive the configuration mode pins externally.

Table 7: Configuration Codes

| Configuration Mode | M2 | M1 | МО | <b>CCLK Direction</b> | Data Width | Serial D <sub>out</sub> | Configuration Pull-ups |
|--------------------|----|----|----|-----------------------|------------|-------------------------|------------------------|
| Master-serial mode | 0  | 0  | 0  | Out                   | 1          | Yes                     | No                     |
| Boundary-scan mode | 1  | 0  | 1  | N/A                   | 1          | No                      | No                     |
| SelectMAP mode     | 1  | 1  | 0  | In                    | 8          | No                      | No                     |
| Slave-serial mode  | 1  | 1  | 1  | In                    | 1          | Yes                     | No                     |
| Master-serial mode | 1  | 0  | 0  | Out                   | 1          | Yes                     | Yes                    |
| Boundary-scan mode | 0  | 0  | 1  | N/A                   | 1          | No                      | Yes                    |
| SelectMAP mode     | 0  | 1  | 0  | In                    | 8          | No                      | Yes                    |
| Slave-serial mode  | 0  | 1  | 1  | In                    | 1          | Yes                     | Yes                    |

#### Slave-Serial Mode

In slave-serial mode, the FPGA receives configuration data in bit-serial form from a serial PROM or other source of serial configuration data. The serial bitstream must be setup at the DIN input pin a short time before each rising edge of an externally generated CCLK.

For more information on serial PROMs, see the PROM data sheet at:

http://www.xilinx.com/bvdocs/publications/ds026.pdf.

Multiple FPGAs can be daisy-chained for configuration from a single source. After a particular FPGA has been configured, the data for the next device is routed to the DOUT pin. The data on the DOUT pin changes on the rising edge of CCLK.

The change of DOUT on the rising edge of CCLK differs from previous families, but does not cause a problem for

mixed configuration chains. This change was made to improve serial configuration rates for Virtex-only chains.

Figure 12 shows a full master/slave system. A Virtex device in slave-serial mode should be connected as shown in the third device from the left.

Slave-serial mode is selected by applying <111> or <011> to the mode pins (M2, M1, M0). A weak pull-up on the mode pins makes slave-serial the default mode if the pins are left unconnected. However, it is recommended to drive the configuration mode pins externally. Figure 13 shows slave-serial mode programming switching characteristics.

Table 8 provides more detail about the characteristics shown in Figure 13. Configuration must be delayed until the INIT pins of all daisy-chained FPGAs are High.



#### Master-Serial Mode

In master-serial mode, the CCLK output of the FPGA drives a Xilinx Serial PROM that feeds bit-serial data to the DIN input. The FPGA accepts this data on each rising CCLK edge. After the FPGA has been loaded, the data for the next device in a daisy-chain is presented on the DOUT pin after the rising CCLK edge.

The interface is identical to slave-serial except that an internal oscillator is used to generate the configuration clock (CCLK). A wide range of frequencies can be selected for CCLK which always starts at a slow default frequency. Configuration bits then switch CCLK to a higher frequency for the remainder of the configuration. Switching to a lower frequency is prohibited.

The CCLK frequency is set using the ConfigRate option in the bitstream generation software. The maximum CCLK frequency that can be selected is 60 MHz. When selecting a CCLK frequency, ensure that the serial PROM and any daisy-chained FPGAs are fast enough to support the clock rate.

On power-up, the CCLK frequency is 2.5 MHz. This frequency is used until the ConfigRate bits have been loaded when the frequency changes to the selected ConfigRate. Unless a different frequency is specified in the design, the default ConfigRate is 4 MHz.

Figure 12 shows a full master/slave system. In this system, the left-most device operates in master-serial mode. The remaining devices operate in slave-serial mode. The SPROM RESET pin is driven by  $\overline{\text{INIT}}$ , and the  $\overline{\text{CE}}$  input is driven by DONE. There is the potential for contention on the DONE pin, depending on the start-up sequence options chosen.

Figure 14 shows the timing of master-serial configuration. Master-serial mode is selected by a <000> or <100> on the mode pins (M2, M1, M0). Table 8 shows the timing information for Figure 14.




Figure 14: Master-Serial Mode Programming Switching Characteristics

At power-up,  $V_{CC}$  must rise from 1.0 V to  $V_{CC}$  min in less than 50 ms, otherwise delay configuration by pulling PROGRAM Low until  $V_{CC}$  is valid.

The sequence of operations necessary to configure a Virtex FPGA serially appears in Figure 15.

#### SelectMAP Mode

The SelectMAP mode is the fastest configuration option. Byte-wide data is written into the FPGA with a BUSY flag controlling the flow of data.

An external data source provides a byte stream, CCLK, a Chip Select  $(\overline{CS})$  signal and a Write signal  $(\overline{WRITE})$ . If BUSY is asserted (High) by the FPGA, the data must be held until BUSY goes Low.

Data can also be read using the SelectMAP mode. If WRITE is not asserted, configuration data is read out of the FPGA as part of a readback operation.

In the SelectMAP mode, multiple Virtex devices can be chained in parallel. DATA pins (D7:D0), CCLK, WRITE, BUSY, PROGRAM, DONE, and INIT can be connected in parallel between all the FPGAs. Note that the data is organized with the MSB of each byte on pin DO and the LSB of each byte on D7. The CS pins are kept separate, insuring that each FPGA can be selected individually. WRITE should be Low before loading the first bitstream and returned High after the last device has been programmed. Use  $\overline{\text{CS}}$  to select the appropriate FPGA for loading the bitstream and sending the configuration data. at the end of the bitstream, deselect the loaded device and select the next target FPGA by setting its  $\overline{\text{CS}}$  pin High. A free-running oscillator or other externally generated signal can be used for CCLK. The BUSY signal can be ignored for frequencies below 50 MHz. For details about frequencies above 50 MHz, see XAPP138, Virtex Configuration and Readback. Once all the devices have been programmed, the DONE pin goes High.



#### **Power-On Power Supply Requirements**

Xilinx FPGAs require a certain amount of supply current during power-on to insure proper device operation. The actual current consumed depends on the power-on ramp rate of the power supply. This is the time required to reach the nominal power supply voltage of the device<sup>(1)</sup> from 0 V. The current is highest at the fastest suggested ramp rate (0 V to nominal voltage in 2 ms) and is lowest at the slowest allowed ramp rate (0 V to nominal voltage in 50 ms). For more details on power supply requirements, see Application Note XAPP158 on <a href="https://www.xilinx.com">www.xilinx.com</a>.

| Product                         | Description <sup>(2)</sup>      | Current Requirement <sup>(1,3)</sup> |
|---------------------------------|---------------------------------|--------------------------------------|
| Virtex Family, Commercial Grade | Minimum required current supply | 500 mA                               |
| Virtex Family, Industrial Grade | Minimum required current supply | 2 A                                  |

#### Notes:

- Ramp rate used for this specification is from 0 2.7 VDC. Peak current occurs on or near the internal power-on reset threshold of 1.0V and lasts for less than 3 ms.
- Devices are guaranteed to initialize properly with the minimum current available from the power supply as noted above.
- 3. Larger currents can result if ramp rates are forced to be faster.

## **DC Input and Output Levels**

Values for  $V_{IL}$  and  $V_{IH}$  are recommended input voltages. Values for  $I_{OL}$  and  $I_{OH}$  are guaranteed output currents over the recommended operating conditions at the  $V_{OL}$  and  $V_{OH}$  test points. Only selected standards are tested. These are chosen to ensure that all standards meet their specifications. The selected standards are tested at minimum  $V_{CCO}$  for each standard with the respective  $V_{OL}$  and  $V_{OH}$  voltage levels shown. Other standards are sample tested.

| Input/Output          |        | V <sub>IL</sub>         | VI                      | Н                      | V <sub>OL</sub>         | V <sub>OH</sub>         | I <sub>OL</sub> | I <sub>OH</sub> |
|-----------------------|--------|-------------------------|-------------------------|------------------------|-------------------------|-------------------------|-----------------|-----------------|
| Standard              | V, min | V, max                  | V, min                  | V, max                 | V, Max                  | V, Min                  | mA              | mA              |
| LVTTL <sup>(1)</sup>  | - 0.5  | 0.8                     | 2.0                     | 5.5                    | 0.4                     | 2.4                     | 24              | -24             |
| LVCMOS2               | - 0.5  | .7                      | 1.7                     | 5.5                    | 0.4                     | 1.9                     | 12              | -12             |
| PCI, 3.3 V            | - 0.5  | 44% V <sub>CCINT</sub>  | 60% V <sub>CCINT</sub>  | V <sub>CCO</sub> + 0.5 | 10% V <sub>CCO</sub>    | 90% V <sub>CCO</sub>    | Note 2          | Note 2          |
| PCI, 5.0 V            | - 0.5  | 0.8                     | 2.0                     | 5.5                    | 0.55                    | 2.4                     | Note 2          | Note 2          |
| GTL                   | - 0.5  | V <sub>REF</sub> - 0.05 | V <sub>REF</sub> + 0.05 | 3.6                    | 0.4                     | n/a                     | 40              | n/a             |
| GTL+                  | - 0.5  | V <sub>REF</sub> – 0.1  | V <sub>REF</sub> + 0.1  | 3.6                    | 0.6                     | n/a                     | 36              | n/a             |
| HSTL I <sup>(3)</sup> | - 0.5  | V <sub>REF</sub> – 0.1  | V <sub>REF</sub> + 0.1  | 3.6                    | 0.4                     | V <sub>CCO</sub> - 0.4  | 8               | -8              |
| HSTL III              | - 0.5  | V <sub>REF</sub> – 0.1  | V <sub>REF</sub> + 0.1  | 3.6                    | 0.4                     | V <sub>CCO</sub> - 0.4  | 24              | -8              |
| HSTL IV               | - 0.5  | V <sub>REF</sub> – 0.1  | V <sub>REF</sub> + 0.1  | 3.6                    | 0.4                     | V <sub>CCO</sub> - 0.4  | 48              | -8              |
| SSTL3 I               | - 0.5  | V <sub>REF</sub> - 0.2  | V <sub>REF</sub> + 0.2  | 3.6                    | V <sub>REF</sub> - 0.6  | V <sub>REF</sub> + 0.6  | 8               | -8              |
| SSTL3 II              | - 0.5  | V <sub>REF</sub> - 0.2  | V <sub>REF</sub> + 0.2  | 3.6                    | V <sub>REF</sub> - 0.8  | V <sub>REF</sub> + 0.8  | 16              | -16             |
| SSTL2 I               | - 0.5  | V <sub>REF</sub> - 0.2  | V <sub>REF</sub> + 0.2  | 3.6                    | V <sub>REF</sub> - 0.61 | V <sub>REF</sub> + 0.61 | 7.6             | -7.6            |
| SSTL2 II              | - 0.5  | V <sub>REF</sub> - 0.2  | V <sub>REF</sub> + 0.2  | 3.6                    | V <sub>REF</sub> - 0.80 | V <sub>REF</sub> + 0.80 | 15.2            | -15.2           |
| CTT                   | - 0.5  | V <sub>REF</sub> - 0.2  | V <sub>REF</sub> + 0.2  | 3.6                    | V <sub>REF</sub> - 0.4  | V <sub>REF</sub> + 0.4  | 8               | -8              |
| AGP                   | - 0.5  | V <sub>REF</sub> - 0.2  | V <sub>REF</sub> + 0.2  | 3.6                    | 10% V <sub>CCO</sub>    | 90% V <sub>CCO</sub>    | Note 2          | Note 2          |

- V<sub>OL</sub> and V<sub>OH</sub> for lower drive currents are sample tested.
- 2. Tested according to the relevant specifications.
- DC input and output levels for HSTL18 (HSTL I/O standard with V<sub>CCO</sub> of 1.8 V) are provided in an HSTL white paper on www.xilinx.com.



## **IOB Input Switching Characteristics Standard Adjustments**

|                                    |                       |                         | Speed Grade |       |       |       |       |
|------------------------------------|-----------------------|-------------------------|-------------|-------|-------|-------|-------|
| Description                        | Symbol                | Standard <sup>(1)</sup> | Min         | -6    | -5    | -4    | Units |
| Data Input Delay Adjustments       |                       |                         |             |       |       |       |       |
| Standard-specific data input delay | T <sub>ILVTTL</sub>   | LVTTL                   | 0           | 0     | 0     | 0     | ns    |
| adjustments                        | T <sub>ILVCMOS2</sub> | LVCMOS2                 | -0.02       | -0.04 | -0.04 | -0.05 | ns    |
|                                    | T <sub>IPCI33_3</sub> | PCI, 33 MHz, 3.3 V      | -0.05       | -0.11 | -0.12 | -0.14 | ns    |
|                                    | T <sub>IPCI33_5</sub> | PCI, 33 MHz, 5.0 V      | 0.13        | 0.25  | 0.28  | 0.33  | ns    |
|                                    | T <sub>IPCI66_3</sub> | PCI, 66 MHz, 3.3 V      | -0.05       | -0.11 | -0.12 | -0.14 | ns    |
|                                    | T <sub>IGTL</sub>     | GTL                     | 0.10        | 0.20  | 0.23  | 0.26  | ns    |
|                                    | T <sub>IGTLP</sub>    | GTL+                    | 0.06        | 0.11  | 0.12  | 0.14  | ns    |
|                                    | T <sub>IHSTL</sub>    | HSTL                    | 0.02        | 0.03  | 0.03  | 0.04  | ns    |
|                                    | T <sub>ISSTL2</sub>   | SSTL2                   | -0.04       | -0.08 | -0.09 | -0.10 | ns    |
|                                    | T <sub>ISSTL3</sub>   | SSTL3                   | -0.02       | -0.04 | -0.05 | -0.06 | ns    |
|                                    | T <sub>ICTT</sub>     | CTT                     | 0.01        | 0.02  | 0.02  | 0.02  | ns    |
|                                    | T <sub>IAGP</sub>     | AGP                     | -0.03       | -0.06 | -0.07 | -0.08 | ns    |

#### Notes:

## **IOB Output Switching Characteristics**

Output delays terminating at a pad are specified for LVTTL with 12 mA drive and fast slew rate. For other standards, adjust the delays with the values shown in **IOB Output Switching Characteristics Standard Adjustments**, page 9.

|  | Speed Grade          |     |     |     |     |         |
|--|----------------------|-----|-----|-----|-----|---------|
| Description  | Symbol               | Min | -6  | -5  | -4  | Units   |
| Propagation Delays   |                      |     |     |     |     |         |
| O input to Pad   | T <sub>IOOP</sub>    | 1.2 | 2.9 | 3.2 | 3.5 | ns, max |
| O input to Pad via transparent latch                               | T <sub>IOOLP</sub>   | 1.4 | 3.4 | 3.7 | 4.0 | ns, max |
| 3-State Delays   |                      | ·   |     |     |     |         |
| T input to Pad high-impedance <sup>(1)</sup>                       | T <sub>IOTHZ</sub>   | 1.0 | 2.0 | 2.2 | 2.4 | ns, max |
| T input to valid data on Pad                                       | T <sub>IOTON</sub>   | 1.4 | 3.1 | 3.3 | 3.7 | ns, max |
| T input to Pad high-impedance via transparent latch <sup>(1)</sup> | T <sub>IOTLPHZ</sub> | 1.2 | 2.4 | 2.6 | 3.0 | ns, max |
| T input to valid data on Pad via transparent latch                 | T <sub>IOTLPON</sub> | 1.6 | 3.5 | 3.8 | 4.2 | ns, max |
| GTS to Pad high impedance <sup>(1)</sup>                           | T <sub>GTS</sub>     | 2.5 | 4.9 | 5.5 | 6.3 | ns, max |
| Sequential Delays  |                      |     | 1   | 1   |     | ,       |
| Clock CLK  |                      |     |     |     |     |         |
| Minimum Pulse Width, High  | T <sub>CH</sub>      | 0.8 | 1.5 | 1.7 | 2.0 | ns, min |
| Minimum Pulse Width, Low   | T <sub>CL</sub>      | 0.8 | 1.5 | 1.7 | 2.0 | ns, min |

<sup>1.</sup> Input timing for LVTTL is measured at 1.4 V. For other I/O standards, see Table 3.



# Calculation of T<sub>ioop</sub> as a Function of Capacitance

 $T_{ioop}$  is the propagation delay from the O Input of the IOB to the pad. The values for  $T_{ioop}$  were based on the standard capacitive load (CsI) for each I/O standard as listed in Table 2.

Table 2: Constants for Calculating T<sub>ioop</sub>

| Standard                         | Csl<br>(pF) | fl<br>(ns/pF) |
|----------------------------------|-------------|---------------|
| LVTTL Fast Slew Rate, 2mA drive  | 35          | 0.41          |
| LVTTL Fast Slew Rate, 4mA drive  | 35          | 0.20          |
| LVTTL Fast Slew Rate, 6mA drive  | 35          | 0.13          |
| LVTTL Fast Slew Rate, 8mA drive  | 35          | 0.079         |
| LVTTL Fast Slew Rate, 12mA drive | 35          | 0.044         |
| LVTTL Fast Slew Rate, 16mA drive | 35          | 0.043         |
| LVTTL Fast Slew Rate, 24mA drive | 35          | 0.033         |
| LVTTL Slow Slew Rate, 2mA drive  | 35          | 0.41          |
| LVTTL Slow Slew Rate, 4mA drive  | 35          | 0.20          |
| LVTTL Slow Slew Rate, 6mA drive  | 35          | 0.100         |
| LVTTL Slow Slew Rate, 8mA drive  | 35          | 0.086         |
| LVTTL Slow Slew Rate, 12mA drive | 35          | 0.058         |
| LVTTL Slow Slew Rate, 16mA drive | 35          | 0.050         |
| LVTTL Slow Slew Rate, 24mA drive | 35          | 0.048         |
| LVCMOS2                          | 35          | 0.041         |
| PCI 33MHz 5V                     | 50          | 0.050         |
| PCI 33MHZ 3.3 V                  | 10          | 0.050         |
| PCI 66 MHz 3.3 V                 | 10          | 0.033         |
| GTL                              | 0           | 0.014         |
| GTL+                             | 0           | 0.017         |
| HSTL Class I                     | 20          | 0.022         |
| HSTL Class III                   | 20          | 0.016         |
| HSTL Class IV                    | 20          | 0.014         |
| SSTL2 Class I                    | 30          | 0.028         |
| SSTL2 Class II                   | 30          | 0.016         |
| SSTL3 Class I                    | 30          | 0.029         |
| SSTL3 Class II                   | 30          | 0.016         |
| СТТ                              | 20          | 0.035         |
| AGP                              | 10          | 0.037         |

#### Notes:

- I/O parameter measurements are made with the capacitance values shown above. See Application Note XAPP133 on <u>www.xilinx.com</u> for appropriate terminations.
- I/O standard measurements are reflected in the IBIS model information except where the IBIS format precludes it.

For other capacitive loads, use the formulas below to calculate the corresponding  $T_{\text{ioop}}$ .

$$T_{ioop} = T_{ioop} + T_{opadjust} + (C_{load} - C_{sl}) * fl$$

Where:

 $T_{opadjust}$  is reported above in the Output Delay Adjustment section.

C<sub>load</sub> is the capacitive load for the design.

Table 3: Delay Measurement Methodology

| Standard       | ν <sub>L</sub> (1)                         | V <sub>H</sub> <sup>(1)</sup>              | Meas.<br>Point   | V <sub>REF</sub><br>Typ <sup>(2)</sup> |
|----------------|--|--|------------------|--|
| LVTTL          | 0  | 3  | 1.4              | -                                      |
| LVCMOS2        | 0  | 2.5  | 1.125            | -                                      |
| PCI33_5        | Pe   | er PCI Spec                                |                  | -                                      |
| PCI33_3        | Pe   | er PCI Spec                                |                  | -                                      |
| PCI66_3        | Pe   | er PCI Spec                                |                  | -                                      |
| GTL            | V <sub>REF</sub> -0.2                      | V <sub>REF</sub> +0.2                      | V <sub>REF</sub> | 0.80                                   |
| GTL+           | V <sub>REF</sub> -0.2                      | V <sub>REF</sub> +0.2                      | V <sub>REF</sub> | 1.0                                    |
| HSTL Class I   | V <sub>REF</sub> -0.5                      | V <sub>REF</sub> +0.5                      | V <sub>REF</sub> | 0.75                                   |
| HSTL Class III | V <sub>REF</sub> -0.5                      | V <sub>REF</sub> +0.5                      | V <sub>REF</sub> | 0.90                                   |
| HSTL Class IV  | V <sub>REF</sub> -0.5                      | V <sub>REF</sub> +0.5                      | V <sub>REF</sub> | 0.90                                   |
| SSTL3 I & II   | V <sub>REF</sub> -1.0                      | V <sub>REF</sub> +1.0                      | V <sub>REF</sub> | 1.5                                    |
| SSTL2 I & II   | V <sub>REF</sub> -0.75                     | V <sub>REF</sub> +0.75                     | $V_{REF}$        | 1.25                                   |
| CTT            | V <sub>REF</sub> -0.2                      | V <sub>REF</sub> +0.2                      | V <sub>REF</sub> | 1.5                                    |
| AGP            | V <sub>REF</sub> – (0.2xV <sub>CCO</sub> ) | V <sub>REF</sub> + (0.2xV <sub>CCO</sub> ) | V <sub>REF</sub> | Per<br>AGP<br>Spec                     |

- Input waveform switches between V<sub>L</sub>and V<sub>H</sub>.
- 2. Measurements are made at VREF (Typ), Maximum, and Minimum. Worst-case values are reported.
- I/O parameter measurements are made with the capacitance values shown in Table 2. See Application Note XAPP133 on www.xilinx.com for appropriate terminations.
- 4. I/O standard measurements are reflected in the IBIS model information except where the IBIS format precludes it.



## **CLB Switching Characteristics**

Delays originating at F/G inputs vary slightly according to the input used. The values listed below are worst-case. Precise values are provided by the timing analyzer.

|  |  |          | Speed   | Grade   |         |         |  |
|--|--|----------|---------|---------|---------|---------|--|
| Description  | Symbol                                   | Min      | -6      | -5      | -4      | Units   |  |
| Combinatorial Delays   |  | •        |         |         |         |         |  |
| 4-input function: F/G inputs to X/Y outputs                          | T <sub>ILO</sub>                         | 0.29     | 0.6     | 0.7     | 0.8     | ns, max |  |
| 5-input function: F/G inputs to F5 output                            | T <sub>IF5</sub>                         | 0.32     | 0.7     | 0.8     | 0.9     | ns, max |  |
| 5-input function: F/G inputs to X output                             | T <sub>IF5X</sub>                        | 0.36     | 0.8     | 0.8     | 1.0     | ns, max |  |
| 6-input function: F/G inputs to Y output via F6 MUX                  | T <sub>IF6Y</sub>                        | 0.44     | 0.9     | 1.0     | 1.2     | ns, max |  |
| 6-input function: F5IN input to Y output                             | T <sub>F5INY</sub>                       | 0.17     | 0.32    | 0.36    | 0.42    | ns, max |  |
| Incremental delay routing through transparent latch to XQ/YQ outputs | T <sub>IFNCTL</sub>                      | 0.31     | 0.7     | 0.7     | 0.8     | ns, max |  |
| BY input to YB output  | T <sub>BYYB</sub>                        | 0.27     | 0.53    | 0.6     | 0.7     | ns, max |  |
| Sequential Delays  |  |          |         |         |         | T.      |  |
| FF Clock CLK to XQ/YQ outputs  | T <sub>CKO</sub>                         | 0.54     | 1.1     | 1.2     | 1.4     | ns, max |  |
| Latch Clock CLK to XQ/YQ outputs                                     | T <sub>CKLO</sub>                        | 0.6      | 1.2     | 1.4     | 1.6     | ns, max |  |
| Setup and Hold Times before/after Clock CLK <sup>(1)</sup>           | Setup Time / Hold Time                   |          |         |         |         |         |  |
| 4-input function: F/G Inputs   | T <sub>ICK</sub> /T <sub>CKI</sub>       | 0.6 / 0  | 1.2 / 0 | 1.4 / 0 | 1.5 / 0 | ns, min |  |
| 5-input function: F/G inputs   | T <sub>IF5CK</sub> /T <sub>CKIF5</sub>   | 0.7 / 0  | 1.3 / 0 | 1.5 / 0 | 1.7 / 0 | ns, min |  |
| 6-input function: F5IN input   | T <sub>F5INCK</sub> /T <sub>CKF5IN</sub> | 0.46 / 0 | 1.0 / 0 | 1.1 / 0 | 1.2 / 0 | ns, min |  |
| 6-input function: F/G inputs via F6 MUX                              | T <sub>IF6CK</sub> /T <sub>CKIF6</sub>   | 0.8 / 0  | 1.5 / 0 | 1.7 / 0 | 1.9 / 0 | ns, min |  |
| BX/BY inputs   | $T_{DICK}/T_{CKDI}$                      | 0.30 / 0 | 0.6 / 0 | 0.7 / 0 | 0.8 / 0 | ns, min |  |
| CE input   | $T_{CECK}/T_{CKCE}$                      | 0.37 / 0 | 0.8 / 0 | 0.9 / 0 | 1.0 / 0 | ns, min |  |
| SR/BY inputs (synchronous)   | $T_{RCK}T_{CKR}$                         | 0.33 / 0 | 0.7 / 0 | 0.8 / 0 | 0.9 / 0 | ns, min |  |
| Clock CLK  |  |          |         |         |         |         |  |
| Minimum Pulse Width, High  | T <sub>CH</sub>                          | 0.8      | 1.5     | 1.7     | 2.0     | ns, min |  |
| Minimum Pulse Width, Low   | $T_CL$                                   | 0.8      | 1.5     | 1.7     | 2.0     | ns, min |  |
| Set/Reset  |  |          |         |         |         |         |  |
| Minimum Pulse Width, SR/BY inputs                                    | T <sub>RPW</sub>                         | 1.3      | 2.5     | 2.8     | 3.3     | ns, min |  |
| Delay from SR/BY inputs to XQ/YQ outputs (asynchronous)              | T <sub>RQ</sub>                          | 0.54     | 1.1     | 1.3     | 1.4     | ns, max |  |
| Delay from GSR to XQ/YQ outputs                                      | T <sub>IOGSRQ</sub>                      | 4.9      | 9.7     | 10.9    | 12.5    | ns, max |  |
| Toggle Frequency (MHz) (for export control)                          | F <sub>TOG</sub> (MHz)                   | 625      | 333     | 294     | 250     | MHz     |  |

<sup>1.</sup> A Zero "0" Hold Time listing indicates no hold time or a negative hold time. Negative values cannot be guaranteed "best-case", but if a "0" is listed, there is no positive hold time.



## **Block RAM Switching Characteristics**

|  |                                      |         | Speed      | Grade    |         |         |
|--|--------------------------------------|---------|------------|----------|---------|---------|
| Description  | Symbol                               | Min     | -6         | -5       | -4      | Units   |
| Sequential Delays  |                                      |         |            |          |         |         |
| Clock CLK to DOUT output                                   | T <sub>BCKO</sub>                    | 1.7     | 3.4        | 3.8      | 4.3     | ns, max |
| Setup and Hold Times before/after Clock CLK <sup>(1)</sup> |                                      | Setu    | p Time / H | old Time |         |         |
| ADDR inputs  | T <sub>BACK</sub> /T <sub>BCKA</sub> | 0.6 / 0 | 1.2 / 0    | 1.3 / 0  | 1.5 / 0 | ns, min |
| DIN inputs   | T <sub>BDCK</sub> /T <sub>BCKD</sub> | 0.6 / 0 | 1.2 / 0    | 1.3 / 0  | 1.5 / 0 | ns, min |
| EN input   | T <sub>BECK</sub> /T <sub>BCKE</sub> | 1.3 / 0 | 2.6 / 0    | 3.0 / 0  | 3.4 / 0 | ns, min |
| RST input  | T <sub>BRCK</sub> /T <sub>BCKR</sub> | 1.3 / 0 | 2.5 / 0    | 2.7 / 0  | 3.2 / 0 | ns, min |
| WEN input  | T <sub>BWCK</sub> /T <sub>BCKW</sub> | 1.2 / 0 | 2.3 / 0    | 2.6 / 0  | 3.0 / 0 | ns, min |
| Clock CLK  |                                      |         |            |          |         |         |
| Minimum Pulse Width, High                                  | T <sub>BPWH</sub>                    | 0.8     | 1.5        | 1.7      | 2.0     | ns, min |
| Minimum Pulse Width, Low                                   | T <sub>BPWL</sub>                    | 0.8     | 1.5        | 1.7      | 2.0     | ns, min |
| CLKA -> CLKB setup time for different ports                | T <sub>BCCS</sub>                    |         | 3.0        | 3.5      | 4.0     | ns, min |

#### Notes:

# **TBUF Switching Characteristics**

|  |                  |      | Speed | Grade |      |         |
|--|------------------|------|-------|-------|------|---------|
| Description                            | Symbol           | Min  | -6    | -5    | -4   | Units   |
| Combinatorial Delays                   |                  |      |       |       |      |         |
| IN input to OUT output                 | T <sub>IO</sub>  | 0    | 0     | 0     | 0    | ns, max |
| TRI input to OUT output high-impedance | T <sub>OFF</sub> | 0.05 | 0.09  | 0.10  | 0.11 | ns, max |
| TRI input to valid data on OUT output  | T <sub>ON</sub>  | 0.05 | 0.09  | 0.10  | 0.11 | ns, max |

# **JTAG Test Access Port Switching Characteristics**

|   |                     |      | Speed Grad | е    |          |
|---|---------------------|------|------------|------|----------|
| Description                               | Symbol              | -6   | -5         | -4   | Units    |
| TMS and TDI Setup times before TCK        | T <sub>TAPTCK</sub> | 4.0  | 4.0        | 4.0  | ns, min  |
| TMS and TDI Hold times after TCK          | T <sub>TCKTAP</sub> | 2.0  | 2.0        | 2.0  | ns, min  |
| Output delay from clock TCK to output TDO | T <sub>TCKTDO</sub> | 11.0 | 11.0       | 11.0 | ns, max  |
| Maximum TCK clock frequency               | F <sub>TCK</sub>    | 33   | 33         | 33   | MHz, max |

<sup>1.</sup> A Zero "0" Hold Time listing indicates no hold time or a negative hold time. Negative values can not be guaranteed "best-case", but if a "0" is listed, there is no positive hold time.



### **Minimum Clock-to-Out for Virtex Devices**

|              | With DLL    |     |      |      |      | With | out DLL |      |      |       |       |
|--------------|-------------|-----|------|------|------|------|---------|------|------|-------|-------|
| I/O Standard | All Devices | V50 | V100 | V150 | V200 | V300 | V400    | V600 | V800 | V1000 | Units |
| *LVTTL_S2    | 5.2         | 6.0 | 6.0  | 6.0  | 6.0  | 6.1  | 6.1     | 6.1  | 6.1  | 6.1   | ns    |
| *LVTTL_S4    | 3.5         | 4.3 | 4.3  | 4.3  | 4.3  | 4.4  | 4.4     | 4.4  | 4.4  | 4.4   | ns    |
| *LVTTL_S6    | 2.8         | 3.6 | 3.6  | 3.6  | 3.6  | 3.7  | 3.7     | 3.7  | 3.7  | 3.7   | ns    |
| *LVTTL_S8    | 2.2         | 3.1 | 3.1  | 3.1  | 3.1  | 3.1  | 3.1     | 3.2  | 3.2  | 3.2   | ns    |
| *LVTTL_S12   | 2.0         | 2.9 | 2.9  | 2.9  | 2.9  | 2.9  | 2.9     | 3.0  | 3.0  | 3.0   | ns    |
| *LVTTL_S16   | 1.9         | 2.8 | 2.8  | 2.8  | 2.8  | 2.8  | 2.8     | 2.9  | 2.9  | 2.9   | ns    |
| *LVTTL_S24   | 1.8         | 2.6 | 2.6  | 2.7  | 2.7  | 2.7  | 2.7     | 2.7  | 2.7  | 2.8   | ns    |
| *LVTTL_F2    | 2.9         | 3.8 | 3.8  | 3.8  | 3.8  | 3.8  | 3.8     | 3.9  | 3.9  | 3.9   | ns    |
| *LVTTL_F4    | 1.7         | 2.6 | 2.6  | 2.6  | 2.6  | 2.6  | 2.6     | 2.7  | 2.7  | 2.7   | ns    |
| *LVTTL_F6    | 1.2         | 2.0 | 2.0  | 2.0  | 2.1  | 2.1  | 2.1     | 2.1  | 2.1  | 2.2   | ns    |
| *LVTTL_F8    | 1.1         | 1.9 | 1.9  | 1.9  | 1.9  | 2.0  | 2.0     | 2.0  | 2.0  | 2.0   | ns    |
| *LVTTL_F12   | 1.0         | 1.8 | 1.8  | 1.8  | 1.8  | 1.9  | 1.9     | 1.9  | 1.9  | 1.9   | ns    |
| *LVTTL_F16   | 0.9         | 1.7 | 1.8  | 1.8  | 1.8  | 1.8  | 1.8     | 1.8  | 1.9  | 1.9   | ns    |
| *LVTTL_F24   | 0.9         | 1.7 | 1.7  | 1.7  | 1.8  | 1.8  | 1.8     | 1.8  | 1.8  | 1.9   | ns    |
| LVCMOS2      | 1.1         | 1.9 | 1.9  | 1.9  | 2.0  | 2.0  | 2.0     | 2.0  | 2.0  | 2.1   | ns    |
| PCI33_3      | 1.5         | 2.4 | 2.4  | 2.4  | 2.4  | 2.4  | 2.4     | 2.5  | 2.5  | 2.5   | ns    |
| PCI33_5      | 1.4         | 2.2 | 2.2  | 2.3  | 2.3  | 2.3  | 2.3     | 2.3  | 2.3  | 2.4   | ns    |
| PCI66_3      | 1.1         | 1.9 | 1.9  | 2.0  | 2.0  | 2.0  | 2.0     | 2.0  | 2.1  | 2.1   | ns    |
| GTL          | 1.6         | 2.5 | 2.5  | 2.5  | 2.5  | 2.5  | 2.5     | 2.6  | 2.6  | 2.6   | ns    |
| GTL+         | 1.7         | 2.5 | 2.5  | 2.6  | 2.6  | 2.6  | 2.6     | 2.6  | 2.6  | 2.7   | ns    |
| HSTL I       | 1.1         | 1.9 | 1.9  | 1.9  | 1.9  | 2.0  | 2.0     | 2.0  | 2.0  | 2.0   | ns    |
| HSTL III     | 0.9         | 1.7 | 1.7  | 1.8  | 1.8  | 1.8  | 1.8     | 1.8  | 1.8  | 1.9   | ns    |
| HSTL IV      | 0.8         | 1.6 | 1.6  | 1.6  | 1.7  | 1.7  | 1.7     | 1.7  | 1.7  | 1.8   | ns    |
| SSTL2 I      | 0.9         | 1.7 | 1.7  | 1.7  | 1.7  | 1.8  | 1.8     | 1.8  | 1.8  | 1.8   | ns    |
| SSTL2 II     | 0.8         | 1.6 | 1.6  | 1.6  | 1.6  | 1.7  | 1.7     | 1.7  | 1.7  | 1.7   | ns    |
| SSTL3 I      | 0.8         | 1.6 | 1.7  | 1.7  | 1.7  | 1.7  | 1.7     | 1.7  | 1.8  | 1.8   | ns    |
| SSTL3 II     | 0.7         | 1.5 | 1.5  | 1.6  | 1.6  | 1.6  | 1.6     | 1.6  | 1.6  | 1.7   | ns    |
| CTT          | 1.0         | 1.8 | 1.8  | 1.8  | 1.9  | 1.9  | 1.9     | 1.9  | 1.9  | 2.0   | ns    |
| AGP          | 1.0         | 1.8 | 1.8  | 1.9  | 1.9  | 1.9  | 1.9     | 1.9  | 1.9  | 2.0   | ns    |

<sup>\*</sup>S = Slow Slew Rate, F = Fast Slew Rate

<sup>1.</sup> Listed above are representative values where one global clock input drives one vertical clock line in each accessible column, and where all accessible IOB and CLB flip-flops are clocked by the global clock net.

<sup>2.</sup> Input and output timing is measured at 1.4 V for LVTTL. For other I/O standards, see Table 3. In all cases, an 8 pF external capacitive load is used.



Table 2: Virtex Pinout Tables (Chip-Scale and QFP Packages) (Continued)

| Pin Name   | Device     | CS144    | TQ144   | PQ/HQ240 |
|--|------------|----------|---------|----------|
| V <sub>REF</sub> , Bank 3  | XCV50      | H11, K12 | 60, 68  | 130, 144 |
| (V <sub>REF</sub> pins are listed  | XCV100/150 | + J10    | + 66    | + 133    |
| incrementally. Connect all pins listed for both  | XCV200/300 | N/A      | N/A     | + 126    |
| the required device  | XCV400     | N/A      | N/A     | + 147    |
| and all smaller devices listed in the same   | XCV600     | N/A      | N/A     | + 132    |
| package.)  | XCV800     | N/A      | N/A     | + 140    |
| Within each bank, if input reference voltage is not required, all V <sub>REF</sub> pins are general I/O. |            |          |         |          |
| V <sub>REF</sub> , Bank 4  | XCV50      | L8, L10  | 79, 87  | 97, 111  |
| (V <sub>REF</sub> pins are listed  | XCV100/150 | + N10    | + 81    | + 108    |
| incrementally. Connect all pins listed for both  | XCV200/300 | N/A      | N/A     | + 115    |
| the required device and all smaller devices  | XCV400     | N/A      | N/A     | + 94     |
| listed in the same   | XCV600     | N/A      | N/A     | + 109    |
| package.)  | XCV800     | N/A      | N/A     | + 101    |
| Within each bank, if input reference voltage is not required, all V <sub>REF</sub> pins are general I/O. |            |          |         |          |
| V <sub>REF</sub> , Bank 5  | XCV50      | L4, L6   | 96, 104 | 70, 84   |
| (V <sub>REF</sub> pins are listed  | XCV100/150 | + N4     | + 102   | + 73     |
| incrementally. Connect all pins listed for both  | XCV200/300 | N/A      | N/A     | + 66     |
| the required device  | XCV400     | N/A      | N/A     | + 87     |
| and all smaller devices listed in the same package.)   | XCV600     | N/A      | N/A     | + 72     |
|  | XCV800     | N/A      | N/A     | + 80     |
| Within each bank, if input reference voltage is not required, all V <sub>REF</sub> pins are general I/O. |            |          |         |          |



Table 3: Virtex Pinout Tables (BGA)

| Pin Name  | Device | BG256 | BG352 | BG432 | BG560 |
|-----------|--------|-------|-------|-------|-------|
| GCK0      | All    | Y11   | AE13  | AL16  | AL17  |
| GCK1      | All    | Y10   | AF14  | AK16  | AJ17  |
| GCK2      | All    | A10   | B14   | A16   | D17   |
| GCK3      | All    | B10   | D14   | D17   | A17   |
| MO        | All    | Y1    | AD24  | AH28  | AJ29  |
| M1        | All    | U3    | AB23  | AH29  | AK30  |
| M2        | All    | W2    | AC23  | AJ28  | AN32  |
| CCLK      | All    | B19   | C3    | D4    | C4    |
| PROGRAM   | All    | Y20   | AC4   | АН3   | AM1   |
| DONE      | All    | W19   | AD3   | AH4   | AJ5   |
| INIT      | All    | U18   | AD2   | AJ2   | AH5   |
| BUSY/DOUT | All    | D18   | E4    | D3    | D4    |
| D0/DIN    | All    | C19   | D3    | C2    | E4    |
| D1        | All    | E20   | G1    | K4    | K3    |
| D2        | All    | G19   | J3    | K2    | L4    |
| D3        | All    | J19   | M3    | P4    | P3    |
| D4        | All    | M19   | R3    | V4    | W4    |
| D5        | All    | P19   | U4    | AB1   | AB5   |
| D6        | All    | T20   | V3    | AB3   | AC4   |
| D7        | All    | V19   | AC3   | AG4   | AJ4   |
| WRITE     | All    | A19   | D5    | B4    | D6    |
| CS        | All    | B18   | C4    | D5    | A2    |
| TDI       | All    | C17   | В3    | В3    | D5    |
| TDO       | All    | A20   | D4    | C4    | E6    |
| TMS       | All    | D3    | D23   | D29   | B33   |
| TCK       | All    | A1    | C24   | D28   | E29   |
| DXN       | All    | W3    | AD23  | AH27  | AK29  |
| DXP       | All    | V4    | AE24  | AK29  | AJ28  |



Table 3: Virtex Pinout Tables (BGA) (Continued)

| Pin Name   | Device     | BG256    | BG352            | BG432                 | BG560                      |
|--|------------|----------|------------------|-----------------------|----------------------------|
| V <sub>CCO</sub> , Bank 7  | All        | G4, H4   | G23, K26,<br>N23 | A31, L28, L31         | C32, D33, K33,<br>N32, T33 |
| V <sub>REF</sub> , Bank 0  | XCV50      | A8, B4   | N/A              | N/A                   | N/A                        |
| (VREF pins are listed incrementally. Connect all   | XCV100/150 | + A4     | A16,C19,<br>C21  | N/A                   | N/A                        |
| pins listed for both the required device and all smaller devices listed in the                   | XCV200/300 | + A2     | + D21            | B19, D22, D24,<br>D26 | N/A                        |
| same package.)   | XCV400     | N/A      | N/A              | + C18                 | A19, D20,                  |
| Within each bank, if input   |            |          |                  |                       | D26, E23, E27              |
| reference voltage is not required, all V <sub>REF</sub> pins are                                 | XCV600     | N/A      | N/A              | + C24                 | + E24                      |
| general I/O.   | XCV800     | N/A      | N/A              | + B21                 | + E21                      |
|  | XCV1000    | N/A      | N/A              | N/A                   | + D29                      |
| V <sub>REF</sub> , Bank 1  | XCV50      | A17, B12 | N/A              | N/A                   | N/A                        |
| (VREF pins are listed incrementally. Connect all   | XCV100/150 | + B15    | B6, C9,<br>C12   | N/A                   | N/A                        |
| pins listed for both the required device and all smaller devices listed in the                   | XCV200/300 | + B17    | + D6             | A13, B7,<br>C6, C10   | N/A                        |
| same package.) Within each bank, if input reference voltage is not                               | XCV400     | N/A      | N/A              | + B15                 | A6, D7,<br>D11, D16, E15   |
| required, all V <sub>REF</sub> pins are  | XCV600     | N/A      | N/A              | + D10                 | + D10                      |
| general I/O.   | XCV800     | N/A      | N/A              | + B12                 | + D13                      |
|  | XCV1000    | N/A      | N/A              | N/A                   | + E7                       |
| V <sub>REF</sub> , Bank 2  | XCV50      | C20, J18 | N/A              | N/A                   | N/A                        |
| (V <sub>REF</sub> pins are listed incrementally. Connect all pins listed for both the            | XCV100/150 | + F19    | E2, H2,<br>M4    | N/A                   | N/A                        |
| required device and all smaller devices listed in the same package.)  Within each bank, if input | XCV200/300 | + G18    | + D2             | E2, G3,<br>J2, N1     | N/A                        |
|  | XCV400     | N/A      | N/A              | + R3                  | G5, H4,                    |
| reference voltage is not   |            |          |                  |                       | L5, P4, R1                 |
| required, all V <sub>REF</sub> pins are  | XCV600     | N/A      | N/A              | + H1                  | + K5                       |
| general I/O.   | XCV800     | N/A      | N/A              | + M3                  | + N5                       |
|  | XCV1000    | N/A      | N/A              | N/A                   | + B3                       |



Table 3: Virtex Pinout Tables (BGA) (Continued)

| Pin Name  | Device     | BG256  | BG352  | BG432  | BG560   |
|---|------------|--|--|--|---|
| V <sub>REF</sub> Bank 7   | XCV50      | G3, H1   | N/A  | N/A  | N/A   |
| (V <sub>REF</sub> pins are listed   | XCV100/150 | + D1   | D26, G26,  | N/A  | N/A   |
| incrementally. Connect all pins listed for both the   |            |  | L26  |  |   |
| required device and all   | XCV200/300 | + B2   | + E24  | F28, F31,  | N/A   |
| smaller devices listed in the same package.)  |            |  |  | J30, N30   |   |
| Within each bank, if input reference voltage is not required, all V <sub>REF</sub> pins are | XCV400     | N/A  | N/A  | + R31  | E31, G31, K31,<br>P31, T31  |
| general I/O.  | XCV600     | N/A  | N/A  | + J28  | + H32   |
|   | XCV800     | N/A  | N/A  | + M28  | + L33   |
|   | XCV1000    | N/A  | N/A  | N/A  | + D31   |
| GND   | All        | C3, C18, D4, D5, D9, D10, D11, D12, D16, D17, E4, E17, J4, J17, K4, K17, L4, L17, M4, M17, T4, T17, U4, U5, U9, U10, U11, U12, U16, U17, V3, V18 | A1, A2, A5,<br>A8, A14,<br>A19, A22,<br>A25, A26,<br>B1, B26, E1,<br>E26, H1,<br>H26, N1,<br>P26, W1,<br>W26, AB1,<br>AB26, AF1,<br>AF2, AF5,<br>AF8, AF13,<br>AF19, AF22,<br>AF25, AF26 | A2, A3, A7, A9, A14, A18, A23, A25, A29, A30, B1, B2, B30, B31, C1, C31, D16, G1, G31, J1, J31, P1, P31, T4, T28, V1, V31, AC1, AC31, AE1, AE31, AH16, AJ1, AJ31, AK1, AK2, AK30, AK31, AL2, AL3, AL7, AL9 AL14, AL18 AL23, AL25, AL29, AL30 | A1, A7, A12, A14, A18, A20, A24, A29, A32, A33, B1, B6, B9, B15, B23, B27, B31, C2, E1, F32, G2, G33, J32, K1, L2, M33, P1, P33, R32, T1, V33, W2, Y1, Y33, AB1, AC32, AD33, AE2, AG1, AG32, AH2, AJ33, AL32, AM3, AM7, AM11, AM19, AM25, AM28, AM33, AN1, AN2, AN5, AN10, AN14, AN16, AN20, AN22, AN27, AN33 |
| GND <sup>(1)</sup>  | All        | J9, J10,<br>J11, J12,<br>K9, K10,<br>K11, K12,<br>L9, L10,<br>L11, L12,<br>M9, M10,<br>M11, M12  | N/A  | N/A  | N/A   |
| No Connect  | All        | N/A  | N/A  | N/A  | C31, AC2, AK4,<br>AL3   |

### Notes:

1. 16 extra balls (grounded) at package center.



## **Pinout Diagrams**

The following diagrams, CS144 Pin Function Diagram, page 17 through FG680 Pin Function Diagram, page 27, illustrate the locations of special-purpose pins on Virtex FPGAs. Table 5 lists the symbols used in these diagrams. The diagrams also show I/O-bank boundaries.

Table 5: Pinout Diagram Symbols

| Symbol     | Pin Function   |
|------------|--|
| *          | General I/O  |
| *          | Device-dependent general I/O, n/c on smaller devices             |
| V          | V <sub>CCINT</sub>   |
| V          | Device-dependent V <sub>CCINT</sub> , n/c on smaller devices     |
| 0          | V <sub>CCO</sub>   |
| R          | V <sub>REF</sub>   |
| r          | Device-dependent V <sub>REF</sub> remains I/O on smaller devices |
| G          | Ground   |
| Ø, 1, 2, 3 | Global Clocks  |

Table 5: Pinout Diagram Symbols (Continued)

| Symbol                                       | Pin Function                       |
|--|------------------------------------|
| <b>0</b> , <b>0</b> , <b>2</b>               | M0, M1, M2                         |
| (0), (1), (2),<br>(3), (4), (5), (6),<br>(7) | D0/DIN, D1, D2, D3, D4, D5, D6, D7 |
| В  | DOUT/BUSY                          |
| D  | DONE                               |
| Р  | PROGRAM                            |
| I  | INIT                               |
| K  | CCLK                               |
| W  | WRITE                              |
| S  | <u>CS</u>                          |
| Т  | Boundary-scan Test Access Port     |
| +  | Temperature diode, anode           |
| _  | Temperature diode, cathode         |
| n  | No connect                         |

# **CS144 Pin Function Diagram**





Figure 1: CS144 Pin Function Diagram



## **BG352 Pin Function Diagram**




DS003\_19\_100600

Figure 5: BG352 Pin Function Diagram



## **BG432 Pin Function Diagram**



DS003\_21\_100300

Figure 6: BG432 Pin Function Diagram