

Welcome to **E-XFL.COM**

Understanding <u>Embedded - FPGAs (Field Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

| Details | |
|--------------------------------|--|
| Product Status | Obsolete |
| Number of LABs/CLBs | 4704 |
| Number of Logic Elements/Cells | 21168 |
| Total RAM Bits | 114688 |
| Number of I/O | 444 |
| Number of Gates | 888439 |
| Voltage - Supply | 2.375V ~ 2.625V |
| Mounting Type | Surface Mount |
| Operating Temperature | 0°C ~ 85°C (TJ) |
| Package / Case | 676-BGA |
| Supplier Device Package | 676-FBGA (27x27) |
| Purchase URL | https://www.e-xfl.com/product-detail/xilinx/xcv800-5fg676c |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



Virtex Device/Package Combinations and Maximum I/O

Table 3: Virtex Family Maximum User I/O by Device/Package (Excluding Dedicated Clock Pins)

| Package | XCV50 | XCV100 | XCV150 | XCV200 | XCV300 | XCV400 | XCV600 | XCV800 | XCV1000 |
|---------|-------|--------|--------|--------|--------|--------|--------|--------|---------|
| CS144 | 94 | 94 | | | | | | | |
| TQ144 | 98 | 98 | | | | | | | |
| PQ240 | 166 | 166 | 166 | 166 | 166 | | | | |
| HQ240 | | | | | | 166 | 166 | 166 | |
| BG256 | 180 | 180 | 180 | 180 | | | | | |
| BG352 | | | 260 | 260 | 260 | | | | |
| BG432 | | | | | 316 | 316 | 316 | 316 | |
| BG560 | | | | | | 404 | 404 | 404 | 404 |
| FG256 | 176 | 176 | 176 | 176 | | | | | |
| FG456 | | | 260 | 284 | 312 | | | | |
| FG676 | | | | | | 404 | 444 | 444 | |
| FG680 | | | | | | | 512 | 512 | 512 |

Virtex Ordering Information




Figure 1: Virtex Ordering Information



In addition to the test instructions outlined above, the boundary-scan circuitry can be used to configure the FPGA, and also to read back the configuration data.

Figure 10 is a diagram of the Virtex Series boundary scan logic. It includes three bits of Data Register per IOB, the IEEE 1149.1 Test Access Port controller, and the Instruction Register with decodes.

Instruction Set

The Virtex Series boundary scan instruction set also includes instructions to configure the device and read back configuration data (CFG_IN, CFG_OUT, and JSTART). The complete instruction set is coded as shown in Table 5.

Data Registers

The primary data register is the boundary scan register. For each IOB pin in the FPGA, bonded or not, it includes three bits for In, Out, and 3-State Control. Non-IOB pins have appropriate partial bit population if input-only or output-only. Each EXTEST CAPTURED-OR state captures all In, Out, and 3-state pins.

The other standard data register is the single flip-flop BYPASS register. It synchronizes data being passed through the FPGA to the next downstream boundary scan device.

The FPGA supports up to two additional internal scan chains that can be specified using the BSCAN macro. The macro provides two user pins (SEL1 and SEL2) which are decodes of the USER1 and USER2 instructions respectively. For these instructions, two corresponding pins (TDO1 and TDO2) allow user scan data to be shifted out of TDO.

Likewise, there are individual clock pins (DRCK1 and DRCK2) for each user register. There is a common input pin (TDI) and shared output pins that represent the state of the TAP controller (RESET, SHIFT, and UPDATE).

Bit Sequence

The order within each IOB is: In, Out, 3-State. The input-only pins contribute only the In bit to the boundary scan I/O data register, while the output-only pins contributes all three bits.

From a cavity-up view of the chip (as shown in EPIC), starting in the upper right chip corner, the boundary scan data-register bits are ordered as shown in Figure 11.

BSDL (Boundary Scan Description Language) files for Virtex Series devices are available on the Xilinx web site in the File Download area.




Figure 10: Virtex Series Boundary Scan Logic



ers with a common user interface regardless of their choice of entry and verification tools. The XDM software simplifies the selection of implementation options with pull-down menus and on-line help.

Application programs ranging from schematic capture to Placement and Routing (PAR) can be accessed through the XDM software. The program command sequence is generated prior to execution, and stored for documentation.

Several advanced software features facilitate Virtex design. RPMs, for example, are schematic-based macros with relative location constraints to guide their placement. They help ensure optimal implementation of common functions.

For HDL design entry, the Xilinx FPGA Foundation development system provides interfaces to the following synthesis design environments.

- Synopsys (FPGA Compiler, FPGA Express)
- Exemplar (Spectrum)
- Synplicity (Synplify)

For schematic design entry, the Xilinx FPGA Foundation and alliance development system provides interfaces to the following schematic-capture design environments.

- Mentor Graphics V8 (Design Architect, QuickSim II)
- Viewlogic Systems (Viewdraw)

Third-party vendors support many other environments.

A standard interface-file specification, Electronic Design Interchange Format (EDIF), simplifies file transfers into and out of the development system.

Virtex FPGAs supported by a unified library of standard functions. This library contains over 400 primitives and macros, ranging from 2-input AND gates to 16-bit accumulators, and includes arithmetic functions, comparators, counters, data registers, decoders, encoders, I/O functions, latches, Boolean functions, multiplexers, shift registers, and barrel shifters.

The "soft macro" portion of the library contains detailed descriptions of common logic functions, but does not contain any partitioning or placement information. The performance of these macros depends, therefore, on the partitioning and placement obtained during implementation.

RPMs, on the other hand, do contain predetermined partitioning and placement information that permits optimal implementation of these functions. Users can create their own library of soft macros or RPMs based on the macros and primitives in the standard library.

The design environment supports hierarchical design entry, with high-level schematics that comprise major functional blocks, while lower-level schematics define the logic in these blocks. These hierarchical design elements are automatically combined by the implementation tools. Different design entry tools can be combined within a hierarchical

design, thus allowing the most convenient entry method to be used for each portion of the design.

Design Implementation

The place-and-route tools (PAR) automatically provide the implementation flow described in this section. The partitioner takes the EDIF net list for the design and maps the logic into the architectural resources of the FPGA (CLBs and IOBs, for example). The placer then determines the best locations for these blocks based on their interconnections and the desired performance. Finally, the router interconnects the blocks.

The PAR algorithms support fully automatic implementation of most designs. For demanding applications, however, the user can exercise various degrees of control over the process. User partitioning, placement, and routing information is optionally specified during the design-entry process. The implementation of highly structured designs can benefit greatly from basic floor planning.

The implementation software incorporates Timing Wizard® timing-driven placement and routing. Designers specify timing requirements along entire paths during design entry. The timing path analysis routines in PAR then recognize these user-specified requirements and accommodate them.

Timing requirements are entered on a schematic in a form directly relating to the system requirements, such as the targeted clock frequency, or the maximum allowable delay between two registers. In this way, the overall performance of the system along entire signal paths is automatically tailored to user-generated specifications. Specific timing information for individual nets is unnecessary.

Design Verification

In addition to conventional software simulation, FPGA users can use in-circuit debugging techniques. Because Xilinx devices are infinitely reprogrammable, designs can be verified in real time without the need for extensive sets of software simulation vectors.


The development system supports both software simulation and in-circuit debugging techniques. For simulation, the system extracts the post-layout timing information from the design database, and back-annotates this information into the net list for use by the simulator. Alternatively, the user can verify timing-critical portions of the design using the TRACE® static timing analyzer.

For in-circuit debugging, the development system includes a download and readback cable. This cable connects the FPGA in the target system to a PC or workstation. After downloading the design into the FPGA, the designer can single-step the logic, readback the contents of the flip-flops, and so observe the internal logic state. Simple modifications can be downloaded into the system in a matter of minutes.



Table 8: Master/Slave Serial Mode Programming Switching

| | Description | Figure References | Symbol | Values | Units |
|-------|--|----------------------|--------------------------------------|--------------|----------|
| | DIN setup/hold, slave mode | 1/2 | T _{DCC} /T _{CCD} | 5.0 / 0 | ns, min |
| | DIN setup/hold, master mode | 1/2 | T _{DSCK} /T _{CKDS} | 5.0 / 0 | ns, min |
| | DOUT | 3 | T _{CCO} | 12.0 | ns, max |
| CCLK | High time | 4 | T _{CCH} | 5.0 | ns, min |
| OOLIK | Low time | 5 | T _{CCL} | 5.0 | ns, min |
| | Maximum Frequency | | F _{CC} | 66 | MHz, max |
| | Frequency Tolerance, master mode with respect to nominal | | | +45% -30% | |



Note 1: If none of the Virtex FPGAs have been selected to drive DONE, an external pull-up resistor of 330 Ω should be added to the common DONE line. (For Spartan-XL devices, add a 4.7K Ω pull-up resistor.) This pull-up is not needed if the DriveDONE attribute is set. If used, DriveDONE should be selected only for the last device in the configuration chain.

xcv_12_050103

Figure 12: Master/Slave Serial Mode Circuit Diagram




Figure 13: Slave-Serial Mode Programming Switching Characteristics




Figure 15: Serial Configuration Flowchart

After configuration, the pins of the SelectMAP port can be used as additional user I/O. Alternatively, the port can be retained to permit high-speed 8-bit readback.

Retention of the SelectMAP port is selectable on a design-by-design basis when the bitstream is generated. If retention is selected, PROHIBIT constraints are required to prevent the SelectMAP-port pins from being used as user I/O.

Multiple Virtex FPGAs can be configured using the Select-MAP mode, and be made to start-up simultaneously. To configure multiple devices in this way, wire the individual CCLK, Data, $\overline{\text{WRITE}}$, and BUSY pins of all the devices in parallel. The individual devices are loaded separately by asserting the $\overline{\text{CS}}$ pin of each device in turn and writing the appropriate data. see Table 9 for SelectMAP Write Timing Characteristics.

Table 9: SelectMAP Write Timing Characteristics

| | Description | | Symbol | | Units |
|------|-------------------------------------|--|--|-----------|----------|
| | D ₀₋₇ Setup/Hold | 1/2 T _{SMDCC} /T _{SMCCD} | | 5.0 / 1.7 | ns, min |
| | CS Setup/Hold | 3/4 | T _{SMCSCC} /T _{SMCCCS} | 7.0 / 1.7 | ns, min |
| CCLK | WRITE Setup/Hold | 5/6 | T _{SMCCW} /T _{SMWCC} | 7.0 / 1.7 | ns, min |
| COLK | BUSY Propagation Delay | 7 | T _{SMCKBY} | 12.0 | ns, max |
| | Maximum Frequency | | F _{CC} | 66 | MHz, max |
| | Maximum Frequency with no handshake | | F _{CCNH} | 50 | MHz, max |

Write

Write operations send packets of configuration data into the FPGA. The sequence of operations for a multi-cycle write operation is shown below. Note that a configuration packet can be split into many such sequences. The packet does not have to complete within one assertion of \overline{CS} , illustrated in Figure 16.

- 1. Assert WRITE and CS Low. Note that when CS is asserted on successive CCLKs, WRITE must remain either asserted or de-asserted. Otherwise an abort will be initiated, as described below.
- 2. Drive data onto D[7:0]. Note that to avoid contention, the data source should not be enabled while \overline{CS} is Low and \overline{WRITE} is High. Similarly, while \overline{WRITE} is High, no more that one \overline{CS} should be asserted.



| Date | Version | Revision |
|----------|---------|---|
| 01/00 | 1.9 | Updated DLL Jitter Parameter table and waveforms, added Delay Measurement Methodology table for different I/O standards, changed buffered Hex line info and Input/Output Timing measurement notes. |
| 03/00 | 2.0 | New TBCKO values; corrected FG680 package connection drawing; new note about status of CCLK pin after configuration. |
| 05/00 | 2.1 | Modified "Pins not listed" statement. Speed grade update to Final status. |
| 05/00 | 2.2 | Modified Table 18. |
| 09/00 | 2.3 | Added XCV400 values to table under Minimum Clock-to-Out for Virtex Devices. Corrected Units column in table under IOB Input Switching Characteristics. Added values to table under CLB SelectRAM Switching Characteristics. |
| 10/00 | 2.4 | Corrected Pinout information for devices in the BG256, BG432, and BG560 packages in Table 18. Corrected BG256 Pin Function Diagram. |
| 04/01 | 2.5 | Revised minimums for Global Clock Set-Up and Hold for LVTTL Standard, with DLL. Updated SelectMAP Write Timing Characteristics values in Table 9. Converted file to modularized format. See the Virtex Data Sheet section. |
| 07/19/01 | 2.6 | Made minor edits to text under Configuration. |
| 07/19/02 | 2.7 | Made minor edit to Figure 16 and Figure 18. |
| 09/10/02 | 2.8 | Added clarifications in the Configuration, Boundary-Scan Mode, and Block SelectRAM sections. Revised Figure 17. |
| 12/09/02 | 2.8.1 | Added clarification in the Boundary Scan section. Corrected number of buffered Hex lines listed in General Purpose Routing section. |
| 03/01/13 | 4.0 | The products listed in this data sheet are obsolete. See XCN10016 for further information. |

Virtex Data Sheet

The Virtex Data Sheet contains the following modules:

- DS003-1, Virtex 2.5V FPGAs: Introduction and Ordering Information (Module 1)
- DS003-2, Virtex 2.5V FPGAs: Functional Description (Module 2)

- DS003-3, Virtex 2.5V FPGAs:
 DC and Switching Characteristics (Module 3)
- DS003-4, Virtex 2.5V FPGAs: Pinout Tables (Module 4)



Virtex[™] 2.5 V Field Programmable Gate Arrays

DS003-3 (v4.0) March 1, 2013

Production Product Specification

Virtex Electrical Characteristics Definition of Terms

Electrical and switching characteristics are specified on a per-speed-grade basis and can be designated as Advance, Preliminary, or Production. Each designation is defined as follows:

Advance: These speed files are based on simulations only and are typically available soon after device design specifications are frozen. Although speed grades with this designation are considered relatively stable and conservative, some under-reporting might still occur.

Preliminary: These speed files are based on complete ES (engineering sample) silicon characterization. Devices and speed grades with this designation are intended to give a better indication of the expected performance of production silicon. The probability of under-reporting delays is greatly reduced as compared to Advance data.

Production: These speed files are released once enough production silicon of a particular device family member has been characterized to provide full correlation between speed files and devices over numerous production lots. There is no under-reporting of delays, and customers receive formal notification of any subsequent changes. Typically, the slowest speed grades transition to Production before faster speed grades.

All specifications are representative of worst-case supply voltage and junction temperature conditions. The parameters included are common to popular designs and typical applications. Contact the factory for design considerations requiring more detailed information.

Table 1 correlates the current status of each Virtex device with a corresponding speed file designation.

Table 1: Virtex Device Speed Grade Designations

| | Speed Grade Designations | | | | | | |
|---------|--------------------------|-------------|------------|--|--|--|--|
| Device | Advance | Preliminary | Production | | | | |
| XCV50 | | | -6, -5, -4 | | | | |
| XCV100 | | | -6, -5, -4 | | | | |
| XCV150 | | | -6, -5, -4 | | | | |
| XCV200 | | | -6, -5, -4 | | | | |
| XCV300 | | | -6, -5, -4 | | | | |
| XCV400 | | | -6, -5, -4 | | | | |
| XCV600 | | | -6, -5, -4 | | | | |
| XCV800 | | | -6, -5, -4 | | | | |
| XCV1000 | | | -6, -5, -4 | | | | |

All specifications are subject to change without notice.



Virtex DC Characteristics

Absolute Maximum Ratings

| Symbol | Description ⁽¹⁾ | | Units | |
|--------------------|---|---|-------------|----|
| V _{CCINT} | Supply voltage relative to GND ⁽²⁾ | -0.5 to 3.0 | V | |
| V _{CCO} | Supply voltage relative to GND ⁽²⁾ | Supply voltage relative to GND ⁽²⁾ | | |
| V _{REF} | Input Reference Voltage | -0.5 to 3.6 | V | |
| V | Input voltage relative to GND ⁽³⁾ | Using V _{REF} | -0.5 to 3.6 | V |
| V _{IN} | | Internal threshold | -0.5 to 5.5 | V |
| V _{TS} | Voltage applied to 3-state output | | -0.5 to 5.5 | V |
| V _{CC} | Longest Supply Voltage Rise Time from 1V-2.375V | | 50 | ms |
| T _{STG} | Storage temperature (ambient) | -65 to +150 | °C | |
| TJ | Junction temperature ⁽⁴⁾ | Plastic Packages | +125 | °C |

Notes:

- Stresses beyond those listed under Absolute Maximum Ratings can cause permanent damage to the device. These are stress
 ratings only, and functional operation of the device at these or any other conditions beyond those listed under Operating Conditions
 is not implied. Exposure to Absolute Maximum Ratings conditions for extended periods of time can affect device reliability.
- 2. Power supplies can turn on in any order.
- 3. For protracted periods (e.g., longer than a day), V_{IN} should not exceed V_{CCO} by more than 3.6 V.
- 4. For soldering guidelines and thermal considerations, see the "Device Packaging" information on www.xilinx.com.

Recommended Operating Conditions

| Symbol | Description | | Min | Max | Units |
|-----------------------------------|---|------------|----------|----------------------|-------|
| V _{CCINT} ⁽¹⁾ | Input Supply voltage relative to GND, $T_J = 0$ °C to +85°C | Commercial | 2.5 – 5% | 2.5 + 5% | V |
| CCINT` / | Input Supply voltage relative to GND, $T_J = -40^{\circ}\text{C}$ to $+100^{\circ}\text{C}$ | Industrial | 2.5 – 5% | 2.5 + 5% | V |
| V _{CCO} ⁽⁴⁾ | Supply voltage relative to GND, T _J = 0 °C to +85°C | Commercial | 1.4 | 3.6 | V |
| , CCO, | Supply voltage relative to GND, $T_J = -40^{\circ}C$ to $+100^{\circ}C$ | Industrial | 1.4 | 2.5 + 5% 2.5 + 5% | V |
| T _{IN} | Input signal transition time | | | 250 | ns |

- Correct operation is guaranteed with a minimum V_{CCINT} of 2.375 V (Nominal V_{CCINT} -5%). Below the minimum value, all delay parameters increase by 3% for each 50-mV reduction in V_{CCINT} below the specified range.
- 2. At junction temperatures above those listed as Operating Conditions, delay parameters do increase. Please refer to the TRCE report.
- 3. Input and output measurement threshold is \sim 50% of V_{CC} .
- Min and Max values for V_{CCO} are I/O Standard dependant.



Power-On Power Supply Requirements

Xilinx FPGAs require a certain amount of supply current during power-on to insure proper device operation. The actual current consumed depends on the power-on ramp rate of the power supply. This is the time required to reach the nominal power supply voltage of the device⁽¹⁾ from 0 V. The current is highest at the fastest suggested ramp rate (0 V to nominal voltage in 2 ms) and is lowest at the slowest allowed ramp rate (0 V to nominal voltage in 50 ms). For more details on power supply requirements, see Application Note XAPP158 on www.xilinx.com.

| Product | Description ⁽²⁾ | Current Requirement ^(1,3) | | |
|---------------------------------|---------------------------------|--------------------------------------|--|--|
| Virtex Family, Commercial Grade | Minimum required current supply | 500 mA | | |
| Virtex Family, Industrial Grade | Minimum required current supply | 2 A | | |

Notes:

- Ramp rate used for this specification is from 0 2.7 VDC. Peak current occurs on or near the internal power-on reset threshold of 1.0V and lasts for less than 3 ms.
- Devices are guaranteed to initialize properly with the minimum current available from the power supply as noted above.
- 3. Larger currents can result if ramp rates are forced to be faster.

DC Input and Output Levels

Values for V_{IL} and V_{IH} are recommended input voltages. Values for I_{OL} and I_{OH} are guaranteed output currents over the recommended operating conditions at the V_{OL} and V_{OH} test points. Only selected standards are tested. These are chosen to ensure that all standards meet their specifications. The selected standards are tested at minimum V_{CCO} for each standard with the respective V_{OL} and V_{OH} voltage levels shown. Other standards are sample tested.

| Input/Output V _{IL} | | VI | Н | V _{OL} | V _{OH} | I _{OL} | I _{OH} | |
|------------------------------|--------|-------------------------|-------------------------|------------------------|-------------------------|-------------------------|-----------------|--------|
| Standard | V, min | V, max | V, min | V, max | V, Max | V, Min | mA | mA |
| LVTTL ⁽¹⁾ | - 0.5 | 0.8 | 2.0 | 5.5 | 0.4 | 2.4 | 24 | -24 |
| LVCMOS2 | - 0.5 | .7 | 1.7 | 5.5 | 0.4 | 1.9 | 12 | -12 |
| PCI, 3.3 V | - 0.5 | 44% V _{CCINT} | 60% V _{CCINT} | V _{CCO} + 0.5 | 10% V _{CCO} | 90% V _{CCO} | Note 2 | Note 2 |
| PCI, 5.0 V | - 0.5 | 0.8 | 2.0 | 5.5 | 0.55 | 2.4 | Note 2 | Note 2 |
| GTL | - 0.5 | V _{REF} - 0.05 | V _{REF} + 0.05 | 3.6 | 0.4 | n/a | 40 | n/a |
| GTL+ | - 0.5 | V _{REF} – 0.1 | V _{REF} + 0.1 | 3.6 | 0.6 | n/a | 36 | n/a |
| HSTL I ⁽³⁾ | - 0.5 | V _{REF} – 0.1 | V _{REF} + 0.1 | 3.6 | 0.4 | V _{CCO} - 0.4 | 8 | -8 |
| HSTL III | - 0.5 | V _{REF} – 0.1 | V _{REF} + 0.1 | 3.6 | 0.4 | V _{CCO} - 0.4 | 24 | -8 |
| HSTL IV | - 0.5 | V _{REF} – 0.1 | V _{REF} + 0.1 | 3.6 | 0.4 | V _{CCO} - 0.4 | 48 | -8 |
| SSTL3 I | - 0.5 | V _{REF} - 0.2 | V _{REF} + 0.2 | 3.6 | V _{REF} - 0.6 | V _{REF} + 0.6 | 8 | -8 |
| SSTL3 II | - 0.5 | V _{REF} - 0.2 | V _{REF} + 0.2 | 3.6 | V _{REF} - 0.8 | V _{REF} + 0.8 | 16 | -16 |
| SSTL2 I | - 0.5 | V _{REF} - 0.2 | V _{REF} + 0.2 | 3.6 | V _{REF} - 0.61 | V _{REF} + 0.61 | 7.6 | -7.6 |
| SSTL2 II | - 0.5 | V _{REF} - 0.2 | V _{REF} + 0.2 | 3.6 | V _{REF} - 0.80 | V _{REF} + 0.80 | 15.2 | -15.2 |
| CTT | - 0.5 | V _{REF} - 0.2 | V _{REF} + 0.2 | 3.6 | V _{REF} - 0.4 | V _{REF} + 0.4 | 8 | -8 |
| AGP | - 0.5 | V _{REF} - 0.2 | V _{REF} + 0.2 | 3.6 | 10% V _{CCO} | 90% V _{CCO} | Note 2 | Note 2 |

- V_{OL} and V_{OH} for lower drive currents are sample tested.
- 2. Tested according to the relevant specifications.
- DC input and output levels for HSTL18 (HSTL I/O standard with V_{CCO} of 1.8 V) are provided in an HSTL white paper on www.xilinx.com.



| Description | Symbol | Min | -6 | -5 | -4 | Units |
|---|--|----------|---------|-------------|---------|---------|
| Clock CLK to Pad delay with OBUFT enabled (non-3-state) | T _{IOCKP} | 1.0 | 2.9 | 3.2 | 3.5 | ns, max |
| Clock CLK to Pad high-impedance (synchronous) ⁽¹⁾ | T _{IOCKHZ} | 1.1 | 2.3 | 2.5 | 2.9 | ns, max |
| Clock CLK to valid data on Pad delay, plus enable delay for OBUFT | T _{IOCKON} | 1.5 | 3.4 | 3.7 | 4.1 | ns, max |
| Setup and Hold Times before/after Clock | CLK ⁽²⁾ | | Setup | Time / Hold | Time | 1 |
| O input | T _{IOOCK} /T _{IOCKO} | 0.51 / 0 | 1.1 / 0 | 1.2 / 0 | 1.3 / 0 | ns, min |
| OCE input | T _{IOOCECK} /T _{IOCKOCE} | 0.37 / 0 | 0.8 / 0 | 0.9 / 0 | 1.0 / 0 | ns, min |
| SR input (OFF) | T _{IOSRCKO} /T _{IOCKOSR} | 0.52 / 0 | 1.1 / 0 | 1.2 / 0 | 1.4 / 0 | ns, min |
| 3-State Setup Times, T input | T _{IOTCK} /T _{IOCKT} | 0.34 / 0 | 0.7 / 0 | 0.8 / 0 | 0.9 / 0 | ns, min |
| 3-State Setup Times, TCE input | T _{IOTCECK} /T _{IOCKTCE} | 0.41 / 0 | 0.9 / 0 | 0.9 / 0 | 1.1 / 0 | ns, min |
| 3-State Setup Times, SR input (TFF) | T _{IOSRCKT} /T _{IOCKTSR} | 0.49 / 0 | 1.0 / 0 | 1.1 / 0 | 1.3 / 0 | ns, min |
| Set/Reset Delays | | | | | | |
| SR input to Pad (asynchronous) | T _{IOSRP} | 1.6 | 3.8 | 4.1 | 4.6 | ns, max |
| SR input to Pad high-impedance (asynchronous) ⁽¹⁾ | T _{IOSRHZ} | 1.6 | 3.1 | 3.4 | 3.9 | ns, max |
| SR input to valid data on Pad (asynchronous) | T _{IOSRON} | 2.0 | 4.2 | 4.6 | 5.1 | ns, max |
| GSR to Pad | T _{IOGSRQ} | 4.9 | 9.7 | 10.9 | 12.5 | ns, max |

- 1. 3-state turn-off delays should not be adjusted.
- 2. A Zero "0" Hold Time listing indicates no hold time or a negative hold time. Negative values can not be guaranteed "best-case", but if a "0" is listed, there is no positive hold time.



I/O Standard Global Clock Input Adjustments

| | | | | Speed | Grade | | |
|--|------------------------|-------------------------|-------|-------|-------|-------|------------|
| Description | Symbol | Standard ⁽¹⁾ | Min | -6 | -5 | -4 | Units |
| Data Input Delay Adjustments | | | | | | | |
| Standard-specific global clock input delay adjustments | T _{GPLVTTL} | LVTTL | 0 | 0 | 0 | 0 | ns, max |
| | T _{GPLVCMOS} | LVCMOS2 | -0.02 | -0.04 | -0.04 | -0.05 | ns, max |
| | T _{GPPCl33_3} | PCI, 33 MHz, 3.3 V | -0.05 | -0.11 | -0.12 | -0.14 | ns, max |
| | T _{GPPCl33_5} | PCI, 33 MHz, 5.0 V | 0.13 | 0.25 | 0.28 | 0.33 | ns, max |
| | T _{GPPCl66_3} | PCI, 66 MHz, 3.3 V | -0.05 | -0.11 | -0.12 | -0.14 | ns, max |
| | T _{GPGTL} | GTL | 0.7 | 0.8 | 0.9 | 0.9 | ns, max |
| | T _{GPGTLP} | GTL+ | 0.7 | 0.8 | 0.8 | 0.8 | ns, max |
| | T _{GPHSTL} | HSTL | 0.7 | 0.7 | 0.7 | 0.7 | ns, max |
| | T _{GPSSTL2} | SSTL2 | 0.6 | 0.52 | 0.51 | 0.50 | ns, max |
| | T _{GPSSTL3} | SSTL3 | 0.6 | 0.6 | 0.55 | 0.54 | ns, max |
| | T _{GPCTT} | СТТ | 0.7 | 0.7 | 0.7 | 0.7 | ns, max |
| | T _{GPAGP} | AGP | 0.6 | 0.54 | 0.53 | 0.52 | ns, max |

^{1.} Input timing for GPLVTTL is measured at 1.4 V. For other I/O standards, see Table 3.



CLB SelectRAM Switching Characteristics

| | | Speed Grade | | | | |
|--|----------------------------------|-------------|------------|-----------|---------|---------|
| Description | Symbol | Min | -6 | -5 | -4 | Units |
| Sequential Delays | | | | | | |
| Clock CLK to X/Y outputs (WE active) 16 x 1 mode | T _{SHCKO16} | 1.2 | 2.3 | 2.6 | 3.0 | ns, max |
| Clock CLK to X/Y outputs (WE active) 32 x 1 mode | T _{SHCKO32} | 1.2 | 2.7 | 3.1 | 3.5 | ns, max |
| Shift-Register Mode | | | | | | |
| Clock CLK to X/Y outputs | T _{REG} | 1.2 | 3.7 | 4.1 | 4.7 | ns, max |
| Setup and Hold Times before/after Clock CLK ⁽¹⁾ | | Se | tup Time / | Hold Time | T. | · |
| F/G address inputs | T _{AS} /T _{AH} | 0.25 / 0 | 0.5 / 0 | 0.6 / 0 | 0.7 / 0 | ns, min |
| BX/BY data inputs (DIN) | T _{DS} /T _{DH} | 0.34 / 0 | 0.7 / 0 | 0.8 / 0 | 0.9 / 0 | ns, min |
| CE input (WE) | T _{WS} /T _{WH} | 0.38 / 0 | 0.8 / 0 | 0.9 / 0 | 1.0 / 0 | ns, min |
| Shift-Register Mode | | 1 | | , | 1 | 1 |
| BX/BY data inputs (DIN) | T _{SHDICK} | 0.34 | 0.7 | 0.8 | 0.9 | ns, min |
| CE input (WS) | T _{SHCECK} | 0.38 | 0.8 | 0.9 | 1.0 | ns, min |
| Clock CLK | | - | | | 1 | - |
| Minimum Pulse Width, High | T _{WPH} | 1.2 | 2.4 | 2.7 | 3.1 | ns, min |
| Minimum Pulse Width, Low | T _{WPL} | 1.2 | 2.4 | 2.7 | 3.1 | ns, min |
| Minimum clock period to meet address write cycle time | T _{WC} | 2.4 | 4.8 | 5.4 | 6.2 | ns, min |
| Shift-Register Mode | | | | | | |
| Minimum Pulse Width, High | T _{SRPH} | 1.2 | 2.4 | 2.7 | 3.1 | ns, min |
| Minimum Pulse Width, Low | T _{SRPL} | 1.2 | 2.4 | 2.7 | 3.1 | ns, min |

^{1.} A Zero "0" Hold Time listing indicates no hold time or a negative hold time. Negative values can not be guaranteed "best-case", but if a "0" is listed, there is no positive hold time.



Virtex Pin-to-Pin Input Parameter Guidelines

All devices are 100% functionally tested. Listed below are representative values for typical pin locations and normal clock loading. Values are expressed in nanoseconds unless otherwise noted

Global Clock Set-Up and Hold for LVTTL Standard, with DLL

| | | | Speed Grade | | | | |
|--|--|---------|-------------|-----------|-----------|-----------|------------|
| Description | Symbol | Device | Min | -6 | -5 | -4 | Units |
| | Input Setup and Hold Time Relative to Global Clock Input Signal for LVTTL Standard. For data input with different standards, adjust the setup time delay by the values shown in Input Delay Adjustments. | | | | | | |
| No Delay Global Clock and IFF, with DLL | T _{PSDLL} /T _{PHDLL} | XCV50 | 0.40 / -0.4 | 1.7 /-0.4 | 1.8 /0.4 | 2.1 /-0.4 | ns, min |
| | | XCV100 | 0.40 /0.4 | 1.7 /-0.4 | 1.9 /0.4 | 2.1 /-0.4 | ns, min |
| | | XCV150 | 0.40 /0.4 | 1.7 /-0.4 | 1.9 /0.4 | 2.1 /-0.4 | ns, min |
| | | XCV200 | 0.40 /0.4 | 1.7 /-0.4 | 1.9 /0.4 | 2.1 /-0.4 | ns, min |
| | | XCV300 | 0.40 /0.4 | 1.7 /-0.4 | 1.9 /0.4 | 2.1 /-0.4 | ns, min |
| | | XCV400 | 0.40 /0.4 | 1.7 /-0.4 | 1.9 /0.4 | 2.1 /-0.4 | ns, min |
| | | XCV600 | 0.40 /0.4 | 1.7 /-0.4 | 1.9 /0.4 | 2.1 /-0.4 | ns, min |
| | | XCV800 | 0.40 /-0.4 | 1.7 /-0.4 | 1.9 /-0.4 | 2.1 /-0.4 | ns, min |
| | | XCV1000 | 0.40 /-0.4 | 1.7 /-0.4 | 1.9 /0.4 | 2.1 /-0.4 | ns, min |

IFF = Input Flip-Flop or Latch

- 2. DLL output jitter is already included in the timing calculation.
- 3. A Zero "0" Hold Time listing indicates no hold time or a negative hold time. Negative values can not be guaranteed "best-case", but if a "0" is listed, there is no positive hold time.

^{1.} Set-up time is measured relative to the Global Clock input signal with the fastest route and the lightest load. Hold time is measured relative to the Global Clock input signal with the slowest route and heaviest load.



| Date | Version | Revision |
|----------|---------|---|
| 01/00 | 1.9 | Updated DLL Jitter Parameter table and waveforms, added Delay Measurement Methodology table for different I/O standards, changed buffered Hex line info and Input/Output Timing measurement notes. |
| 03/00 | 2.0 | New TBCKO values; corrected FG680 package connection drawing; new note about status of CCLK pin after configuration. |
| 05/00 | 2.1 | Modified "Pins not listed" statement. Speed grade update to Final status. |
| 05/00 | 2.2 | Modified Table 18. |
| 09/00 | 2.3 | Added XCV400 values to table under Minimum Clock-to-Out for Virtex Devices. Corrected Units column in table under IOB Input Switching Characteristics. Added values to table under CLB SelectRAM Switching Characteristics. |
| 10/00 | 2.4 | Corrected Pinout information for devices in the BG256, BG432, and BG560 packages in Table 18. Corrected BG256 Pin Function Diagram. |
| 04/02/01 | 2.5 | Revised minimums for Global Clock Set-Up and Hold for LVTTL Standard, with DLL. Converted file to modularized format. See the Virtex Data Sheet section. |
| 04/19/01 | 2.6 | Clarified TIOCKP and TIOCKON IOB Output Switching Characteristics descriptors. |
| 07/19/01 | 2.7 | Under Absolute Maximum Ratings, changed (T _{SOL}) to 220 °C. |
| 07/26/01 | 2.8 | Removed T _{SOL} parameter and added footnote to Absolute Maximum Ratings table. |
| 10/29/01 | 2.9 | Updated the speed grade designations used in data sheets, and added Table 1, which shows the current speed grade designation for each device. |
| 02/01/02 | 3.0 | Added footnote to DC Input and Output Levels table. |
| 07/19/02 | 3.1 | Removed mention of MIL-M-38510/605 specification. Added link to xapp158 from the Power-On Power Supply Requirements section. |
| 09/10/02 | 3.2 | Added Clock CLK to IOB Input Switching Characteristics and IOB Output Switching Characteristics. |
| 03/01/13 | 4.0 | The products listed in this data sheet are obsolete. See XCN10016 for further information. |

Virtex Data Sheet

The Virtex Data Sheet contains the following modules:

- DS003-1, Virtex 2.5V FPGAs: Introduction and Ordering Information (Module 1)
- DS003-2, Virtex 2.5V FPGAs: Functional Description (Module 2)

- DS003-3, Virtex 2.5V FPGAs:
 DC and Switching Characteristics (Module 3)
- DS003-4, Virtex 2.5V FPGAs: Pinout Tables (Module 4)



Table 3: Virtex Pinout Tables (BGA)

| Pin Name | Device | BG256 | BG352 | BG432 | BG560 |
|-----------|--------|-------|-------|-------|-------|
| GCK0 | All | Y11 | AE13 | AL16 | AL17 |
| GCK1 | All | Y10 | AF14 | AK16 | AJ17 |
| GCK2 | All | A10 | B14 | A16 | D17 |
| GCK3 | All | B10 | D14 | D17 | A17 |
| MO | All | Y1 | AD24 | AH28 | AJ29 |
| M1 | All | U3 | AB23 | AH29 | AK30 |
| M2 | All | W2 | AC23 | AJ28 | AN32 |
| CCLK | All | B19 | C3 | D4 | C4 |
| PROGRAM | All | Y20 | AC4 | АН3 | AM1 |
| DONE | All | W19 | AD3 | AH4 | AJ5 |
| INIT | All | U18 | AD2 | AJ2 | AH5 |
| BUSY/DOUT | All | D18 | E4 | D3 | D4 |
| D0/DIN | All | C19 | D3 | C2 | E4 |
| D1 | All | E20 | G1 | K4 | K3 |
| D2 | All | G19 | J3 | K2 | L4 |
| D3 | All | J19 | M3 | P4 | P3 |
| D4 | All | M19 | R3 | V4 | W4 |
| D5 | All | P19 | U4 | AB1 | AB5 |
| D6 | All | T20 | V3 | AB3 | AC4 |
| D7 | All | V19 | AC3 | AG4 | AJ4 |
| WRITE | All | A19 | D5 | B4 | D6 |
| CS | All | B18 | C4 | D5 | A2 |
| TDI | All | C17 | В3 | В3 | D5 |
| TDO | All | A20 | D4 | C4 | E6 |
| TMS | All | D3 | D23 | D29 | B33 |
| TCK | All | A1 | C24 | D28 | E29 |
| DXN | All | W3 | AD23 | AH27 | AK29 |
| DXP | All | V4 | AE24 | AK29 | AJ28 |



BG256 Pin Function Diagram





Figure 4: BG256 Pin Function Diagram



BG352 Pin Function Diagram




DS003_19_100600

Figure 5: BG352 Pin Function Diagram



FG456 Pin Function Diagram



(Top view)

Figure 9: FG456 Pin Function Diagram

Notes:

Packages FG456 and FG676 are layout compatible.



FG680 Pin Function Diagram




Figure 11: FG680 Pin Function Diagram



Revision History

| Date | Version | Revision |
|-------------|---------|--|
| 11/98 | 1.0 | Initial Xilinx release. |
| 01/99-02/99 | 1.2-1.3 | Both versions updated package drawings and specs. |
| 05/99 | 1.4 | Addition of package drawings and specifications. |
| 05/99 | 1.5 | Replaced FG 676 & FG680 package drawings. |
| 07/99 | 1.6 | Changed Boundary Scan Information and changed Figure 11, Boundary Scan Bit Sequence. Updated IOB Input & Output delays. Added Capacitance info for different I/O Standards. Added 5 V tolerant information. Added DLL Parameters and waveforms and new Pin-to-pin Input and Output Parameter tables for Global Clock Input to Output and Setup and Hold. Changed Configuration Information including Figures 12, 14, 17 & 19. Added device-dependent listings for quiescent currents ICCINTQ and ICCOQ. Updated IOB Input and Output Delays based on default standard of LVTTL, 12 mA, Fast Slew Rate. Added IOB Input Switching Characteristics Standard Adjustments. |
| 09/99 | 1.7 | Speed grade update to preliminary status, Power-on specification and Clock-to-Out Minimums additions, "0" hold time listing explanation, quiescent current listing update, and Figure 6 ADDRA input label correction. Added T _{IJITCC} parameter, changed T _{OJIT} to T _{OPHASE} . |
| 01/00 | 1.8 | Update to speed.txt file 1.96. Corrections for CRs 111036,111137, 112697, 115479, 117153, 117154, and 117612. Modified notes for Recommended Operating Conditions (voltage and temperature). Changed Bank information for V _{CCO} in CS144 package on p.43. |
| 01/00 | 1.9 | Updated DLL Jitter Parameter table and waveforms, added Delay Measurement Methodology table for different I/O standards, changed buffered Hex line info and Input/Output Timing measurement notes. |
| 03/00 | 2.0 | New TBCKO values; corrected FG680 package connection drawing; new note about status of CCLK pin after configuration. |
| 05/00 | 2.1 | Modified "Pins not listed" statement. Speed grade update to Final status. |
| 05/00 | 2.2 | Modified Table 18. |
| 09/00 | 2.3 | Added XCV400 values to table under Minimum Clock-to-Out for Virtex Devices. Corrected Units column in table under IOB Input Switching Characteristics. Added values to table under CLB SelectRAM Switching Characteristics. |
| 10/00 | 2.4 | Corrected pinout info for devices in the BG256, BG432, and BG560 pkgs in Table 18. Corrected BG256 Pin Function Diagram. |
| 04/02/01 | 2.5 | Revised minimums for Global Clock Set-Up and Hold for LVTTL Standard, with DLL. Converted file to modularized format. See section Virtex Data Sheet, below. |
| 04/19/01 | 2.6 | Corrected pinout information for FG676 device in Table 4. (Added AB22 pin.) |
| 07/19/01 | 2.7 | Clarified V_{CCINT} pinout information and added AE19 pin for BG352 devices in Table 3. Changed pinouts listed for BG352 XCV400 devices in banks 0 thru 7. |
| 07/19/02 | 2.8 | Changed pinouts listed for GND in TQ144 devices (see Table 2). |
| 03/01/13 | 4.0 | The products listed in this data sheet are obsolete. See XCN10016 for further information. |

Virtex Data Sheet

The Virtex Data Sheet contains the following modules:

- DS003-1, Virtex 2.5V FPGAs: Introduction and Ordering Information (Module 1)
- DS003-2, Virtex 2.5V FPGAs: Functional Description (Module 2)

- DS003-3, Virtex 2.5V FPGAs: DC and Switching Characteristics (Module 3)
- DS003-4, Virtex 2.5V FPGAs: Pinout Tables (Module 4)