



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

| Product Status | Active |
|----------------------------|---|
| Core Processor | PIC |
| Core Size | 8-Bit |
| Speed | 20MHz |
| Connectivity | I ² C, SPI, UART/USART |
| Peripherals | Brown-out Detect/Reset, POR, PWM, WDT |
| Number of I/O | 25 |
| Program Memory Size | 7KB (4K x 14) |
| Program Memory Type | FLASH |
| EEPROM Size | - |
| RAM Size | 192 x 8 |
| Voltage - Supply (Vcc/Vdd) | 1.8V ~ 5.5V |
| Data Converters | A/D 11x8b |
| Oscillator Type | Internal |
| Operating Temperature | -40°C ~ 125°C (TA) |
| Mounting Type | Through Hole |
| Package / Case | 28-DIP (0.300", 7.62mm) |
| Supplier Device Package | 28-SPDIP |
| Purchase URL | https://www.e-xfl.com/product-detail/microchip-technology/pic16f723a-e-sp |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

FIGURE 2-4: PIC16(L)F723A SPECIAL FUNCTION REGISTERS

| la dina at a dua (*) | 0.01 | leading at a state (*) | 0.01 | la alian at | 400 | la dina at a data (*) | 100 |
|----------------------|------|------------------------|------|-----------------|------|-----------------------|------|
| indirect addr. | UUN | indirect addr. | 80n | indirect addr. | 100h | indirect addr.() | 180n |
| IMR0 | 01h | OPTION | 81h | I MR0 | 101h | OPTION | 181h |
| PCL | 02h | PCL | 82h | PCL | 102h | PCL | 182h |
| STATUS | 03h | STATUS | 83h | STATUS | 103h | STATUS | 183h |
| FSR | 04h | FSR | 84h | FSR | 104h | FSR | 184h |
| PORTA | 05h | TRISA | 85h | | 105h | ANSELA | 185h |
| PORTB | 06h | TRISB | 86h | | 106h | ANSELB | 186h |
| PORTC | 07h | TRISC | 87h | | 107h | | 187h |
| | 08h | | 88h | CPSCON0 | 108h | | 188h |
| PORTE | 09h | TRISE | 89h | CPSCON1 | 109h | | 189h |
| PCLATH | 0Ah | PCLATH | 8Ah | PCLATH | 10Ah | PCLATH | 18Ah |
| INTCON | 0Bh | INTCON | 8Bh | INTCON | 10Bh | INTCON | 18Bh |
| PIR1 | 0Ch | PIE1 | 8Ch | PMDATL | 10Ch | PMCON1 | 18Ch |
| PIR2 | 0Dh | PIE2 | 8Dh | PMADRL | 10Dh | Reserved | 18Dh |
| TMR1L | 0Eh | PCON | 8Eh | PMDATH | 10Eh | Reserved | 18Eh |
| TMR1H | 0Fh | T1GCON | 8Fh | PMADRH | 10Fh | Reserved | 18Fh |
| T1CON | 10h | OSCCON | 90h | | 110h | | 190h |
| TMR2 | 11h | OSCTUNE | 91h | | 111h | | 191h |
| T2CON | 12h | PR2 | 92h | | 112h | | 192h |
| SSPBUF | 13h | SSPADD/SSPMSK | 93h | | 113h | | 193h |
| SSPCON | 14h | SSPSTAT | 94h | | 114h | | 194h |
| CCPR1L | 15h | WPUB | 95h | | 115h | | 195h |
| CCPR1H | 16h | IOCB | 96h | | 116h | | 196h |
| CCP1CON | 17h | | 97h | - | 117h | | 197h |
| RCSTA | 18h | TXSTA | 98h | | 118h | | 198h |
| TXREG | 19h | SPBRG | 99h | | 119h | | 199h |
| RCREG | 1Ah | | 9Ah | | 11Ah | | 19Ah |
| CCPR2L | 1Bh | | 9Bh | | 11Bh | | 19Bh |
| CCPR2H | 1Ch | APFCON | 9Ch | - | 11Ch | | 19Ch |
| CCP2CON | 1Dh | FVRCON | 9Dh | - | 11Dh | | 19Dh |
| ADRES | 1Eh | | 9Eh | | 11Eh | | 19Eh |
| ADCON0 | 1Fh | ADCON1 | 9Fh | | 11Fh | | 19Fh |
| | 20h | | A0h | General Purpose | 120h | | 1A0h |
| | | General | | Register | | | |
| | | Purpose | | 16 Bytes | 12Fh | | |
| General | | Register | | | 130n | | |
| Purpose | | 80 Bytes | | | | | |
| 96 Bytes | | | EFh | | 16Fh | | 1EFh |
| 00 29100 | | Accesses | F0h | Accesses | 170h | Accesses | 1F0h |
| | | 70h-7Fh | | 70h-7Fh | | 70h-7Fh | |
| | 7Fh | | FFh | | 17Fh | | 1FFh |
| | - | Bank 1 | | Bank 2 | - | Bank 3 | - |

2.2.2.3 PCON Register

The Power Control (PCON) register contains flag bits (refer to Table 3-2) to differentiate between a:

- Power-on Reset (POR)
- Brown-out Reset (BOR)
- Watchdog Timer Reset (WDT)
- External MCLR Reset

The PCON register also controls the software enable of the BOR.

The PCON register bits are shown in Register 2-3.

REGISTER 2-3: PCON: POWER CONTROL REGISTER

| U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | R/W-q | R/W-q |
|-------|-----|-----|-----|-----|-----|-------|-------|
| — | — | — | — | _ | — | POR | BOR |
| bit 7 | | | | | | | bit 0 |

| Legend: | | | | | | | |
|--------------------------------|------------------|-----------------------|------------------------------------|--|--|--|--|
| R = Readable bit | W = Writable bit | U = Unimplemented bit | U = Unimplemented bit, read as '0' | | | | |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared | x = Bit is unknown | | | | |
| q = Value depends on condition | | | | | | | |

| hit 7-2 | Unimplemented: Read as '0' |
|---------|---|
| bit 1 | POR: Power-on Reset Status bit |
| | 1 = No Power-on Reset occurred 0 = A Power-on Reset occurred (must be set in software after a Power-on Reset occurs) |
| bit 0 | BOR: Brown-out Reset Status bit 1 = No Brown-out Reset occurred 0 = A Brown-out Reset occurred (must be set in software after a Power-on Reset or Brown-out Reset occurs) |

Note 1: Set BOREN<1:0> = 01 in the Configuration Word register for this bit to control the $\overline{\text{BOR}}$.

PIC16(L)F722A/723A

3.0 RESETS

The PIC16(L)F722A/723A differentiates between various kinds of Reset:

- a) Power-on Reset (POR)
- b) WDT Reset during normal operation
- c) WDT Reset during Sleep
- d) MCLR Reset during normal operation
- e) MCLR Reset during Sleep
- f) Brown-out Reset (BOR)

Some registers are not affected in any Reset condition; their status is unknown on POR and unchanged in any other Reset. Most other registers are reset to a "Reset state" on:

- Power-on Reset (POR)
- MCLR Reset
- MCLR Reset during Sleep
- WDT Reset
- Brown-out Reset (BOR)

Most registers are not affected by a WDT wake-up since this is viewed as the resumption of normal operation. TO and PD bits are set or cleared differently in different Reset situations, as indicated in Table 3-3. These bits are used in software to determine the nature of the Reset.

A simplified block diagram of the On-Chip Reset Circuit is shown in Figure 3-1.

The MCLR Reset path has a noise filter to detect and ignore small pulses. See **Section 23.0** "**Electrical Specifications**" for pulse width specifications.

FIGURE 3-1: SIMPLIFIED BLOCK DIAGRAM OF ON-CHIP RESET CIRCUIT



4.1 Operation

Interrupts are disabled upon any device Reset. They are enabled by setting the following bits:

- GIE bit of the INTCON register
- Interrupt Enable bit(s) for the specific interrupt event(s)
- PEIE bit of the INTCON register (if the Interrupt Enable bit of the interrupt event is contained in the PIE1 and PIE2 registers)

The INTCON, PIR1 and PIR2 registers record individual interrupts via interrupt flag bits. Interrupt flag bits will be set, regardless of the status of the GIE, PEIE and individual interrupt enable bits.

The following events happen when an interrupt event occurs while the GIE bit is set:

- · Current prefetched instruction is flushed
- · GIE bit is cleared
- Current Program Counter (PC) is pushed onto the stack
- · PC is loaded with the interrupt vector 0004h

The ISR determines the source of the interrupt by polling the interrupt flag bits. The interrupt flag bits must be cleared before exiting the ISR to avoid repeated



interrupts. Because the GIE bit is cleared, any interrupt that occurs while executing the ISR will be recorded through its interrupt flag, but will not cause the processor to redirect to the interrupt vector.

The RETFIE instruction exits the ISR by popping the previous address from the stack and setting the GIE bit.

For additional information on a specific interrupt's operation, refer to its peripheral chapter.

- Note 1: Individual interrupt flag bits are set, regardless of the state of any other enable bits.
 - 2: All interrupts will be ignored while the GIE bit is cleared. Any interrupt occurring while the GIE bit is clear will be serviced when the GIE bit is set again.

4.2 Interrupt Latency

Interrupt latency is defined as the time from when the interrupt event occurs to the time code execution at the interrupt vector begins. The latency for synchronous interrupts is three instruction cycles. For asynchronous interrupts, the latency is three to four instruction cycles, depending on when the interrupt occurs. See Figure 4-2 for timing details.



Note 1: INTF flag is sampled here (every Q1).

- 2: Asynchronous interrupt latency = 3-4 TCY. Synchronous latency = 3 TCY, where TCY = instruction cycle time. Latency is the same whether Inst (PC) is a single cycle or a 2-cycle instruction.
- 3: CLKOUT is available only in INTOSC and RC Oscillator modes.
- 4: For minimum width of INT pulse, refer to AC specifications in Section 23.0 "Electrical Specifications".
- 5: INTF is enabled to be set any time during the Q4-Q1 cycles.

6.3 PORTB and TRISB Registers

PORTB is an 8-bit wide, bidirectional port. The corresponding data direction register is TRISB (Register 6-6). Setting a TRISB bit (= 1) will make the corresponding PORTB pin an input (i.e., put the corresponding output driver in a High-Impedance mode). Clearing a TRISB bit (= 0) will make the corresponding PORTB pin an output (i.e., enable the output driver and put the contents of the output latch on the selected pin). Example 6-2 shows how to initialize PORTB.

Reading the PORTB register (Register 6-5) reads the status of the pins, whereas writing to it will write to the PORT latch. All write operations are read-modify-write operations. Therefore, a write to a port implies that the port pins are read, this value is modified and then written to the PORT data latch.

The TRISB register (Register 6-6) controls the PORTB pin output drivers, even when they are being used as analog inputs. The user should ensure the bits in the TRISB register are maintained set when using them as analog inputs. I/O pins configured as analog input always read '0'. Example 6-2 shows how to initialize PORTB.

EXAMPLE 6-2: INITIALIZING PORTB

BANKSEL PORTB ; CLRF PORTB ;Init PORTB BANKSEL ANSELB CLRF ANSELB ;Make RB<7:0> digital BANKSEL TRISB : MOVT.W B'11110000'; Set RB<7:4> as inputs ;and RB<3:0> as outputs MOVWF TRISB ;

Note: The ANSELB register must be initialized to configure an analog channel as a digital input. Pins configured as analog inputs will read '0'.

6.3.1 ANSELB REGISTER

The ANSELB register (Register 6-9) is used to configure the Input mode of an I/O pin to analog. Setting the appropriate ANSELB bit high will cause all digital reads on the pin to be read as '0' and allow analog functions on the pin to operate correctly.

The state of the ANSELB bits has no affect on digital output functions. A pin with TRIS clear and ANSELB set will still operate as a digital output, but the Input mode will be analog. This can cause unexpected behavior when executing read-modify-write instructions on the affected port.

6.3.2 WEAK PULL UPS

Each of the PORTB pins has an individually configurable internal weak pull up. Control bits WPUB<7:0> enable or disable each pull up (see Register 6-7). Each weak pull up is automatically turned off when the port pin is configured as an output. All pull ups are disabled on a Power-on Reset by the RBPU bit of the OPTION register.

6.3.3 INTERRUPT-ON-CHANGE

All of the PORTB pins are individually configurable as an interrupt-on-change pin. Control bits IOCB<7:0> enable or disable the interrupt function for each pin. Refer to Register 6-8. The interrupt-on-change feature is disabled on a Power-on Reset.

For enabled interrupt-on-change pins, the present value is compared with the old value latched on the last read of PORTB to determine which bits have changed or mismatched the old value. The 'mismatch' outputs of the last read are OR'd together to set the PORTB Change Interrupt flag bit (RBIF) in the INTCON register.

This interrupt can wake the device from Sleep. The user, in the Interrupt Service Routine, clears the interrupt by:

- a) Any read or write of PORTB. This will end the mismatch condition.
- b) Clear the flag bit RBIF.

A mismatch condition will continue to set flag bit RBIF. Reading or writing PORTB will end the mismatch condition and allow flag bit RBIF to be cleared. The latch holding the last read value is not affected by a MCLR nor Brown-out Reset. After these Resets, the RBIF flag will continue to be set if a mismatch is present.

Note: When a pin change occurs at the same time as a read operation on PORTB, the RBIF flag will always be set. If multiple PORTB pins are configured for the interrupt-on-change, the user may not be able to identify which pin changed state.

6.5 PORTE and TRISE Registers

PORTE⁽¹⁾ is an 1-bit wide, input-only port. RE3 is inputonly and its TRIS bit will always read as '1'.

Reading the PORTE register (Register 6-12) reads the status of the pins. RE3 reads '0' when MCLRE = 1.

REGISTER 6-12: PORTE: PORTE REGISTER

| U-0 | U-0 | U-0 | U-0 | R-x | U-0 | U-0 | U-0 |
|-------|-----|-----|-----|-----|-----|-----|-------|
| — | — | — | — | RE3 | — | — | _ |
| bit 7 | | | | | | | bit 0 |

| Legend: | | | |
|-------------------|------------------|-----------------------------|--------------------|
| R = Readable bit | W = Writable bit | U = Unimplemented bit, read | d as '0' |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared | x = Bit is unknown |

| | 0 = Port pin is < VIL |
|---------|--|
| | 1 = Port pin is > VIH |
| bit 3 | RE3: PORTE I/O Pin bits ⁽¹⁾ |
| bit 7-4 | Unimplemented: Read as '0' |

REGISTER 6-13: TRISE: PORTE TRI-STATE REGISTER

| U-0 | U-0 | U-0 | U-0 | R-1 | U-0 | U-0 | U-0 |
|-------|-----|-----|-----|--------|-----|-----|-------|
| _ | — | _ | — | TRISE3 | _ | — | — |
| bit 7 | | | | | | | bit 0 |

| Legend: | | | |
|-------------------|------------------|-----------------------------|--------------------|
| R = Readable bit | W = Writable bit | U = Unimplemented bit, read | l as '0' |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared | x = Bit is unknown |

| bit 7-4 | Unimplemented: Read as '0' |
|---------|--|
| bit 3 | TRISE3: RE3 Port Tri-state Control bit |
| | This bit is always '1' as RE3 is an input-only |
| bit 2-0 | Unimplemented: Read as '0' |

TABLE 6-5: SUMMARY OF REGISTERS ASSOCIATED WITH PORTE

| Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Register on Page |
|-------|-------|-------|-------|-------|-----------------------|-------|-------|-------|---------------------|
| PORTE | — | — | - | — | RE3 | — | — | — | 69 |
| TRISE | — | — | | — | TRISE3 ⁽¹⁾ | — | — | — | 69 |

Legend: x = unknown, u = unchanged, - = unimplemented locations read as '0'. Shaded cells are not used by PORTE

Note 1: This bit is always '1' as RE3 is input-only.

7.4 Oscillator Control

The Oscillator Control (OSCCON) register (Figure 7-1) displays the status and allows frequency selection of the internal oscillator (INTOSC) system clock. The OSCCON register contains the following bits:

- Frequency selection bits (IRCF)
- Status Locked bits (ICSL)
- Status Stable bits (ICSS)

REGISTER 7-1: OSCCON: OSCILLATOR CONTROL REGISTER

| U-0 | U-0 | R/W-1 | R/W-0 | R-q | R-q | U-0 | U-0 |
|---------|-----|-------|-------|------|------|-----|-------|
| — | — | IRCF1 | IRCF0 | ICSL | ICSS | — | — |
| bit 7 | | | | | | | bit 0 |
| | | | | | | | |
| Legend: | | | | | | | |

| R = Readable bit | W = Writable bit | U = Unimplemented bit | , read as '0' | |
|-------------------------|------------------|-----------------------|--------------------|--|
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared | x = Bit is unknown | |
| q = Value depends on co | ondition | | | |

| bit 7-6 | Unimplemented: Read as '0' |
|---------|--|
| bit 5-4 | IRCF<1:0>: Internal Oscillator Frequency Select bits |
| | When PLLEN = 1 (16 MHz INTOSC) |
| | 11 = 16 MHz |
| | 10 = 8 MHz (POR value) |
| | 01 = 4 MHz |
| | 00 = 2 MHz |
| | <u>When PLLEN = 0 (500 kHz INTOSC)</u> |
| | 11 = 500 kHz |
| | 10 = 250 kHz (POR value) |
| | 01 = 125 kHz |
| | 00 = 62.5 KHz |
| bit 3 | ICSL: Internal Clock Oscillator Status Locked bit (2% Stable) |
| | 1 = 16 MHz/500 kHz Internal Oscillator (HFIOSC) is in lock |
| | 0 = 16 MHz/500 kHz Internal Oscillator (HFIOSC) has not yet locked |
| bit 2 | ICSS: Internal Clock Oscillator Status Stable bit (0.5% Stable) |
| | 1 = 16 MHz/500 kHz Internal Oscillator (HFIOSC) has stabilized to its maximum accuracy 0 = 16 MHz/500 kHz Internal Oscillator (HEIOSC) has not vet reached its maximum accuracy |
| hit 1 0 | |
| | Uninpiententeu. Reau as 0 |

7.5 Oscillator Tuning

The INTOSC is factory-calibrated but can be adjusted in software by writing to the OSCTUNE register (Register 7-2).

The default value of the OSCTUNE register is '0'. The value is a 6-bit two's complement number.

When the OSCTUNE register is modified, the INTOSC frequency will begin shifting to the new frequency. Code execution continues during this shift. There is no indication that the shift has occurred.

REGISTER 7-2: OSCTUNE: OSCILLATOR TUNING REGISTER

| U-0 | U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
|-------|-----|-------|-------|-------|-------|-------|-------|
| — | — | TUN5 | TUN4 | TUN3 | TUN2 | TUN1 | TUN0 |
| bit 7 | | | | | | | bit 0 |

| Legend: | | | |
|-------------------|------------------|-----------------------------|--------------------|
| R = Readable bit | W = Writable bit | U = Unimplemented bit, read | d as '0' |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared | x = Bit is unknown |

bit 7-6 Unimplemented: Read as '0'

bit 5-0

9.2.7 ADC REGISTER DEFINITIONS

The following registers are used to control the operation of the ADC.

REGISTER 9-1: ADCON0: A/D CONTROL REGISTER 0

| U-0 | U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
|----------|-----|-------|-------|-------|-------|---------|-------|
| — | — | CHS3 | CHS2 | CHS1 | CHS0 | GO/DONE | ADON |
| bit 7 | | | | | | | bit 0 |
| | | | | | | | |
| l egend: | | | | | | | |

| - | | |
|------------------------------------|-----------------------------|--------------------|
| R = Readable bit W = Writable bit | U = Unimplemented bit, read | l as '0' |
| -n = Value at POR '1' = Bit is set | '0' = Bit is cleared | x = Bit is unknown |

| bit 7-6 | Unimplemented: Read as '0' |
|---------|--|
| bit 5-2 | CHS<3:0>: Analog Channel Select bits |
| | 0000 = AN0 |
| | 0001 = AN1 |
| | 0010 = AN2 |
| | 0011 = AN3 |
| | 0100 = AN4 |
| | 0101 = Reserved |
| | 0110 = Reserved |
| | 0111 = Reserved |
| | 1000 = AN8 |
| | 1001 = AN9 |
| | 1010 = AN10 |
| | 1011 = AN11 |
| | 1100 = AN12 |
| | 1101 = AN13 |
| | 1110 = Reserved |
| | 1111 = Fixed Voltage Reference (FVREF) |
| bit 1 | GO/DONE: A/D Conversion Status bit |
| | 1 = A/D conversion cycle in progress. Setting this bit starts an A/D conversion cycle. This bit is automatically cleared by hardware when the A/D conversion has completed. |
| | 0 = A/D conversion completed/not in progress |
| bit 0 | ADON: ADC Enable bit |
| | 1 = ADC is enabled |
| | 0 = ADC is disabled and consumes no operating current |
| | |
| | |

12.7 Timer1 Interrupt

The Timer1 register pair (TMR1H:TMR1L) increments to FFFFh and rolls over to 0000h. When Timer1 rolls over, the Timer1 interrupt flag bit of the PIR1 register is set. To enable the interrupt on rollover, you must set these bits:

- TMR1ON bit of the T1CON register
- TMR1IE bit of the PIE1 register
- PEIE bit of the INTCON register
- GIE bit of the INTCON register

The interrupt is cleared by clearing the TMR1IF bit in the Interrupt Service Routine.

Note: The TMR1H:TMR1L register pair and the TMR1IF bit should be cleared before enabling interrupts.

12.8 Timer1 Operation During Sleep

Timer1 can only operate during Sleep when setup in Asynchronous Counter mode. In this mode, an external crystal or clock source can be used to increment the counter. To set up the timer to wake the device:

- TMR1ON bit of the T1CON register must be set
- TMR1IE bit of the PIE1 register must be set
- PEIE bit of the INTCON register must be set
- T1SYNC bit of the T1CON register must be set
- TMR1CS bits of the T1CON register must be configured
- T1OSCEN bit of the T1CON register must be configured
- TMR1GIE bit of the T1GCON register must be configured

The device will wake-up on an overflow and execute the next instructions. If the GIE bit of the INTCON register is set, the device will call the Interrupt Service Routine (0004h).

12.9 CCP Capture/Compare Time Base

The CCP module uses the TMR1H:TMR1L register pair as the time base when operating in Capture or Compare mode.

In Capture mode, the value in the TMR1H:TMR1L register pair is copied into the CCPR1H:CCPR1L register pair on a configured event.

In Compare mode, an event is triggered when the value CCPR1H:CCPR1L register pair matches the value in the TMR1H:TMR1L register pair. This event can be a Special Event Trigger.

For more information, see Section 15.0 "Capture/ Compare/PWM (CCP) Module".

12.10 CCP Special Event Trigger

When the CCP is configured to trigger a special event, the trigger will clear the TMR1H:TMR1L register pair. This special event does not cause a Timer1 interrupt. The CCP module may still be configured to generate a CCP interrupt.

In this mode of operation, the CCPR1H:CCPR1L register pair becomes the period register for Timer1.

Timer1 should be synchronized to the Fosc/4 to utilize the Special Event Trigger. Asynchronous operation of Timer1 can cause a Special Event Trigger to be missed.

In the event that a write to TMR1H or TMR1L coincides with a Special Event Trigger from the CCP, the write will take precedence.

For more information, see Section 9.2.5 "Special Event Trigger".



FIGURE 12-3: TIMER1 INCREMENTING EDGE

14.5 Software Control

The software portion of the capacitive sensing module is required to determine the change in frequency of the capacitive sensing oscillator. This is accomplished by the following:

- Setting a fixed-time base to acquire counts on Timer0 or Timer1
- Establishing the nominal frequency for the capacitive sensing oscillator
- Establishing the reduced frequency for the capacitive sensing oscillator due to an additional capacitive load
- Set the frequency threshold

14.5.1 NOMINAL FREQUENCY (NO CAPACITIVE LOAD)

To determine the nominal frequency of the capacitive sensing oscillator:

- Remove any extra capacitive load on the selected CPSx pin
- At the start of the fixed-time base, clear the timer resource
- At the end of the fixed-time base, save the value in the timer resource

The value of the timer resource is the number of oscillations of the capacitive sensing oscillator for the given time base. The frequency of the capacitive sensing oscillator is equal to the number of counts on in the timer divided by the period of the fixed-time base.

14.5.2 REDUCED FREQUENCY (ADDITIONAL CAPACITIVE LOAD)

The extra capacitive load will cause the frequency of the capacitive sensing oscillator to decrease. To determine the reduced frequency of the capacitive sensing oscillator:

- Add a typical capacitive load on the selected CPSx pin
- Use the same fixed-time base as the nominal frequency measurement
- At the start of the fixed-time base, clear the timer resource
- At the end of the fixed-time base, save the value in the timer resource

The value of the timer resource is the number of oscillations of the capacitive sensing oscillator with an additional capacitive load. The frequency of the capacitive sensing oscillator is equal to the number of counts on in the timer divided by the period of the fixedtime base. This frequency should be less than the value obtained during the nominal frequency measurement.

14.5.3 FREQUENCY THRESHOLD

The frequency threshold should be placed midway between the value of nominal frequency and the reduced frequency of the capacitive sensing oscillator. Refer to Application Note *AN1103, Software Handling for Capacitive Sensing* (DS01103) for more detailed information the software required for capacitive sensing module.

Note: For more information on general capacitive sensing refer to Application Notes:

- •AN1101, Introduction to Capacitive Sensing (DS01101)
- •AN1102, Layout and Physical Design Guidelines for Capacitive Sensing (DS01102)

22.6 MPLAB X SIM Software Simulator

The MPLAB X SIM Software Simulator allows code development in a PC-hosted environment by simulating the PIC MCUs and dsPIC DSCs on an instruction level. On any given instruction, the data areas can be examined or modified and stimuli can be applied from a comprehensive stimulus controller. Registers can be logged to files for further run-time analysis. The trace buffer and logic analyzer display extend the power of the simulator to record and track program execution, actions on I/O, most peripherals and internal registers.

The MPLAB X SIM Software Simulator fully supports symbolic debugging using the MPLAB XC Compilers, and the MPASM and MPLAB Assemblers. The software simulator offers the flexibility to develop and debug code outside of the hardware laboratory environment, making it an excellent, economical software development tool.

22.7 MPLAB REAL ICE In-Circuit Emulator System

The MPLAB REAL ICE In-Circuit Emulator System is Microchip's next generation high-speed emulator for Microchip Flash DSC and MCU devices. It debugs and programs all 8, 16 and 32-bit MCU, and DSC devices with the easy-to-use, powerful graphical user interface of the MPLAB X IDE.

The emulator is connected to the design engineer's PC using a high-speed USB 2.0 interface and is connected to the target with either a connector compatible with in-circuit debugger systems (RJ-11) or with the new high-speed, noise tolerant, Low-Voltage Differential Signal (LVDS) interconnection (CAT5).

The emulator is field upgradable through future firmware downloads in MPLAB X IDE. MPLAB REAL ICE offers significant advantages over competitive emulators including full-speed emulation, run-time variable watches, trace analysis, complex breakpoints, logic probes, a ruggedized probe interface and long (up to three meters) interconnection cables.

22.8 MPLAB ICD 3 In-Circuit Debugger System

The MPLAB ICD 3 In-Circuit Debugger System is Microchip's most cost-effective, high-speed hardware debugger/programmer for Microchip Flash DSC and MCU devices. It debugs and programs PIC Flash microcontrollers and dsPIC DSCs with the powerful, yet easy-to-use graphical user interface of the MPLAB IDE.

The MPLAB ICD 3 In-Circuit Debugger probe is connected to the design engineer's PC using a highspeed USB 2.0 interface and is connected to the target with a connector compatible with the MPLAB ICD 2 or MPLAB REAL ICE systems (RJ-11). MPLAB ICD 3 supports all MPLAB ICD 2 headers.

22.9 PICkit 3 In-Circuit Debugger/ Programmer

The MPLAB PICkit 3 allows debugging and programming of PIC and dsPIC Flash microcontrollers at a most affordable price point using the powerful graphical user interface of the MPLAB IDE. The MPLAB PICkit 3 is connected to the design engineer's PC using a fullspeed USB interface and can be connected to the target via a Microchip debug (RJ-11) connector (compatible with MPLAB ICD 3 and MPLAB REAL ICE). The connector uses two device I/O pins and the Reset line to implement in-circuit debugging and In-Circuit Serial Programming[™] (ICSP[™]).

22.10 MPLAB PM3 Device Programmer

The MPLAB PM3 Device Programmer is a universal, CE compliant device programmer with programmable voltage verification at VDDMIN and VDDMAX for maximum reliability. It features a large LCD display (128 x 64) for menus and error messages, and a modular, detachable socket assembly to support various package types. The ICSP cable assembly is included as a standard item. In Stand-Alone mode, the MPLAB PM3 Device Programmer can read, verify and program PIC devices without a PC connection. It can also set code protection in this mode. The MPLAB PM3 connects to the host PC via an RS-232 or USB cable. The MPLAB PM3 has high-speed communications and optimized algorithms for quick programming of large memory devices, and incorporates an MMC card for file storage and data applications.

| Standard Operating Conditions (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +125^{\circ}C$ | | | | | | | |
|--|-------|---|------|--------|----------|-------|------------------------------------|
| Param No. | Sym. | Characteristic | Min. | Тур† | Max. | Units | Conditions |
| OS01 | Fosc | External CLKIN Frequency ⁽¹⁾ | DC | — | 37 | kHz | LP Oscillator mode |
| | | | DC | — | 4 | MHz | XT Oscillator mode |
| | | | DC | — | 20 | MHz | HS Oscillator mode |
| | | | DC | — | 20 | MHz | EC Oscillator mode |
| | | Oscillator Frequency ⁽¹⁾ | — | 32.768 | _ | kHz | LP Oscillator mode |
| | | | 0.1 | - | 4 | MHz | XT Oscillator mode |
| | | | 1 | - | 20 | MHz | HS Oscillator mode, $VDD \ge 2.7V$ |
| | | | DC | - | 4 | MHz | RC Oscillator mode |
| OS02 | Tosc | External CLKIN Period ⁽¹⁾ | 27 | — | × | μs | LP Oscillator mode |
| | | | 250 | — | ∞ | ns | XT Oscillator mode |
| | | | 50 | - | ∞ | ns | HS Oscillator mode |
| | | | 50 | — | ∞ | ns | EC Oscillator mode |
| | | Oscillator Period ⁽¹⁾ | — | 30.5 | — | μs | LP Oscillator mode |
| | | | 250 | — | 10,000 | ns | XT Oscillator mode |
| | | | 50 | — | 1,000 | ns | HS Oscillator mode, $VDD \ge 2.7V$ |
| | | | 250 | — | — | ns | RC Oscillator mode |
| OS03 | TCY | Instruction Cycle Time ⁽¹⁾ | 200 | TCY | DC | ns | TCY = 4/FOSC |
| OS04* | TosH, | External CLKIN High, | 2 | — | | μs | LP oscillator |
| | TosL | External CLKIN Low | 100 | - | — | ns | XT oscillator |
| | | | 20 | - | — | ns | HS oscillator |
| OS05* | TosR, | External CLKIN Rise, | 0 | — | × | ns | LP oscillator |
| | TosF | External CLKIN Fall | 0 | - | ∞ | ns | XT oscillator |
| | | | 0 | — | × | ns | HS oscillator |

TABLE 23-1: CLOCK OSCILLATOR TIMING REQUIREMENTS

* These parameters are characterized but not tested.

† Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: Instruction cycle period (TcY) equals four times the input oscillator time base period. All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "min" values with an external clock applied to OSC1 pin. When an external clock input is used, the "max" cycle time limit is "DC" (no clock) for all devices.























FIGURE 24-60: PIC16F722A/723A HFINTOSC WAKE-UP FROM SLEEP START-UP TIME







PIC16(L)F722A/723A





28-Lead Plastic Quad Flat, No Lead Package (ML) – 6x6 mm Body [QFN] with 0.55 mm Contact Length

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



| | Units | | MILLIMETERS | | |
|------------------------|----------|------|-------------|------|--|
| Dimension | n Limits | MIN | MIN NOM MAX | | |
| Number of Pins | Ν | | 28 | | |
| Pitch | е | | 0.65 BSC | | |
| Overall Height | Α | 0.80 | 0.90 | 1.00 | |
| Standoff | A1 | 0.00 | 0.02 | 0.05 | |
| Contact Thickness | A3 | | 0.20 REF | | |
| Overall Width | E | | 6.00 BSC | | |
| Exposed Pad Width | E2 | 3.65 | 3.70 | 4.20 | |
| Overall Length | D | | 6.00 BSC | | |
| Exposed Pad Length | D2 | 3.65 | 3.70 | 4.20 | |
| Contact Width | b | 0.23 | 0.30 | 0.35 | |
| Contact Length | L | 0.50 | 0.55 | 0.70 | |
| Contact-to-Exposed Pad | К | 0.20 | _ | _ | |

Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Package is saw singulated.
- 3. Dimensioning and tolerancing per ASME Y14.5M.
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances.
 - REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-105B

28-Lead Plastic Shrink Small Outline (SS) – 5.30 mm Body [SSOP]





| | Units | | MILLIMETERS | | | |
|--------------------------|------------------|------|-------------|-------|--|--|
| Dimensio | Dimension Limits | | NOM | MAX | | |
| Number of Pins | Ν | | 28 | | | |
| Pitch | е | | 0.65 BSC | | | |
| Overall Height | А | - | - | 2.00 | | |
| Molded Package Thickness | A2 | 1.65 | 1.75 | 1.85 | | |
| Standoff | A1 | 0.05 | - | - | | |
| Overall Width | E | 7.40 | 7.80 | 8.20 | | |
| Molded Package Width | E1 | 5.00 | 5.30 | 5.60 | | |
| Overall Length | D | 9.90 | 10.20 | 10.50 | | |
| Foot Length | L | 0.55 | 0.75 | 0.95 | | |
| Footprint | L1 | | 1.25 REF | | | |
| Lead Thickness | С | 0.09 | - | 0.25 | | |
| Foot Angle | φ | 0° | 4° | 8° | | |
| Lead Width | b | 0.22 | _ | 0.38 | | |

Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.20 mm per side.
- 3. Dimensioning and tolerancing per ASME Y14.5M.
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances.
 - REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-073B