

Welcome to **E-XFL.COM** 

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Not For New Designs
Core Processor	ARM® Cortex®-M4
Core Size	32-Bit Single-Core
Speed	168MHz
Connectivity	CANbus, EBI/EMI, I <sup>2</sup> C, IrDA, LINbus, SPI, UART/USART, USB OTG
Peripherals	Brown-out Detect/Reset, DMA, I <sup>2</sup> S, LCD, POR, PWM, WDT
Number of I/O	72
Program Memory Size	1MB (1M x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	192K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.6V
Data Converters	A/D 13x12b; D/A 2x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	90-UFBGA, WLCSP
Supplier Device Package	90-WLCSP (4.22x3.97)
Purchase URL	https://www.e-xfl.com/product-detail/stmicroelectronics/stm32f405ogy6vtr

		5.3.12	Memory characteristics	108
		5.3.13	EMC characteristics	110
		5.3.14	Absolute maximum ratings (electrical sensitivity)	112
		5.3.15	I/O current injection characteristics	113
		5.3.16	I/O port characteristics	114
		5.3.17	NRST pin characteristics	118
		5.3.18	TIM timer characteristics	119
		5.3.19	Communications interfaces	121
		5.3.20	CAN (controller area network) interface	133
		5.3.21	12-bit ADC characteristics	133
		5.3.22	Temperature sensor characteristics	138
		5.3.23	V <sub>BAT</sub> monitoring characteristics	139
		5.3.24	Embedded reference voltage	139
		5.3.25	DAC electrical characteristics	139
		5.3.26	FSMC characteristics	142
		5.3.27	Camera interface (DCMI) timing specifications	161
		5.3.28	SD/SDIO MMC card host interface (SDIO) characteristics	162
		5.3.29	RTC characteristics	163
6	Pack	age info	ormation	164
	6.1	WLCS	P90 package information	164
	6.2	LQFP6	64 package information	167
	6.3		100 package information	
	6.4		44 package information	
	6.5		A176+25 package information	
	6.6		76 package information	
	6.7	ınerm	al characteristics	184
7	Part	numbei	ring	185
Apper	ndix A	Applicat	ion block diagrams	186
	A.1	USB O	TG full speed (FS) interface solutions	186
	A.2		OTG high speed (HS) interface solutions	
	A.3		et interface solutions	
_				
8	Revi	sion his	story	191



able 45.         ESD absolute maximum ratings         112           able 46.         Electrical sensitivities         113           able 47.         I/O current injection susceptibility         114           able 48.         I/O static characteristics         114           able 49.         Output voltage characteristics         116           able 50.         I/O AC characteristics         117           able 51.         NRST pin characteristics         119           able 52.         Characteristics of TIMx connected to the APB1 domain         120           able 53.         Characteristics of TIMx connected to the APB2 domain         121           able 54.         I2C analog filter characteristics         121           able 55.         SPI dynamic characteristics         122           able 56.         I2S dynamic characteristics         126           able 57.         USB OTG FS startup time         128           able 59.         USB OTG FS electrical characteristics         128           able 60.         USB HS DC electrical characteristics         129           able 61.         USB HS Clock timing parameters         129           able 62.         ULPI timing         130           able 63.         Ethernet DC electrical characteristics
table 47. I/O current injection susceptibility
able 48.       I/O static characteristics       114         able 49.       Output voltage characteristics       116         able 50.       I/O AC characteristics       117         able 51.       NRST pin characteristics       119         able 52.       Characteristics of TIMx connected to the APB1 domain       120         able 53.       Characteristics of TIMx connected to the APB2 domain       121         able 54.       I2C analog filter characteristics       121         able 55.       SPI dynamic characteristics       122         able 56.       I2S dynamic characteristics       126         able 57.       USB OTG FS startup time       128         able 58.       USB OTG FS DC electrical characteristics       128         able 59.       USB OTG FS electrical characteristics       129         able 60.       USB HS Dc electrical characteristics       129         able 61.       USB HS clock timing parameters       129         able 62.       ULPI timing       130         able 63.       Ethernet DC electrical characteristics       131         able 64.       Dynamic characteristics: Eternity MAC signals for SMI       131         able 65.       Dynamic characteristics: Ethernet MAC signals for MII       133         <
able 49.         Output voltage characteristics         116           able 50.         I/O AC characteristics         117           able 51.         NRST pin characteristics         119           able 52.         Characteristics of TIMx connected to the APB1 domain         120           able 53.         Characteristics of TIMx connected to the APB2 domain         121           able 54.         I2C analog filter characteristics         121           able 55.         SPI dynamic characteristics         122           able 56.         I2S dynamic characteristics         126           able 57.         USB OTG FS startup time         128           able 58.         USB OTG FS DC electrical characteristics         128           able 59.         USB HS DC electrical characteristics         129           able 60.         USB HS DC electrical characteristics         129           able 61.         USB HS clock timing parameters         129           able 62.         ULPI timing         130           able 63.         Ethernet DC electrical characteristics         131           able 64.         Dynamic characteristics: Eternity MAC signals for SMI         131           able 65.         Dynamic characteristics: Ethernet MAC signals for MII         133           able 67.
able 50.       I/O AC characteristics       117         able 51.       NRST pin characteristics       119         able 52.       Characteristics of TIMx connected to the APB1 domain       120         able 53.       Characteristics of TIMx connected to the APB2 domain       121         able 54.       I2C analog filter characteristics       121         able 55.       SPI dynamic characteristics       122         able 56.       I2S dynamic characteristics       126         able 57.       USB OTG FS startup time       128         able 58.       USB OTG FS DC electrical characteristics       128         able 59.       USB OTG FS electrical characteristics       129         able 60.       USB HS DC electrical characteristics       129         able 61.       USB HS clock timing parameters       129         able 62.       ULPI timing       130         able 63.       Ethernet DC electrical characteristics       131         able 64.       Dynamic characteristics: Eternity MAC signals for SMI       131         able 65.       Dynamic characteristics: Ethernet MAC signals for RMII       132         able 66.       Dynamic characteristics: Ethernet MAC signals for MII       133         able 67.       ADC characteristics: Ethernet MAC signals for MII
able 51.NRST pin characteristics119able 52.Characteristics of TIMx connected to the APB1 domain120able 53.Characteristics of TIMx connected to the APB2 domain121able 54.I2C analog filter characteristics121able 55.SPI dynamic characteristics122able 56.I2S dynamic characteristics126able 57.USB OTG FS startup time128able 58.USB OTG FS DC electrical characteristics128able 59.USB OTG FS electrical characteristics129able 60.USB HS DC electrical characteristics129able 61.USB HS clock timing parameters129able 62.ULPI timing130able 63.Ethernet DC electrical characteristics131able 64.Dynamic characteristics: Eternity MAC signals for SMI131able 65.Dynamic characteristics: Ethernet MAC signals for RMII132able 66.Dynamic characteristics: Ethernet MAC signals for RMII133able 67.ADC characteristics133
able 52.Characteristics of TIMx connected to the APB1 domain120able 53.Characteristics of TIMx connected to the APB2 domain121able 54.I2C analog filter characteristics121able 55.SPI dynamic characteristics122able 56.I2S dynamic characteristics126able 57.USB OTG FS startup time128able 58.USB OTG FS DC electrical characteristics128able 59.USB OTG FS electrical characteristics129able 60.USB HS DC electrical characteristics129able 61.USB HS clock timing parameters129able 62.ULPI timing130able 63.Ethernet DC electrical characteristics131able 64.Dynamic characteristics: Eternity MAC signals for SMI131able 65.Dynamic characteristics: Ethernet MAC signals for RMII132able 66.Dynamic characteristics: Ethernet MAC signals for MII133able 67.ADC characteristics: Ethernet MAC signals for MII133
able 53.Characteristics of TIMx connected to the APB2 domain121able 54.I2C analog filter characteristics121able 55.SPI dynamic characteristics122able 56.I2S dynamic characteristics126able 57.USB OTG FS startup time128able 58.USB OTG FS DC electrical characteristics128able 59.USB OTG FS electrical characteristics129able 60.USB HS DC electrical characteristics129able 61.USB HS clock timing parameters129able 62.ULPI timing130able 63.Ethernet DC electrical characteristics131able 64.Dynamic characteristics: Eternity MAC signals for SMI131able 65.Dynamic characteristics: Ethernet MAC signals for RMII132able 66.Dynamic characteristics: Ethernet MAC signals for MII133able 67.ADC characteristics: Ethernet MAC signals for MII133able 67.ADC characteristics: Ethernet MAC signals for MII133
able 54.I2C analog filter characteristics.121able 55.SPI dynamic characteristics122able 56.I2S dynamic characteristics126able 57.USB OTG FS startup time128able 58.USB OTG FS DC electrical characteristics128able 59.USB OTG FS electrical characteristics129able 60.USB HS DC electrical characteristics129able 61.USB HS clock timing parameters129able 62.ULPI timing130able 63.Ethernet DC electrical characteristics131able 64.Dynamic characteristics: Eternity MAC signals for SMI131able 65.Dynamic characteristics: Ethernet MAC signals for RMII132able 66.Dynamic characteristics: Ethernet MAC signals for MII133able 67.ADC characteristics133
able 55.SPI dynamic characteristics122able 56.I2S dynamic characteristics126able 57.USB OTG FS startup time128able 58.USB OTG FS DC electrical characteristics128able 59.USB OTG FS electrical characteristics129able 60.USB HS DC electrical characteristics129able 61.USB HS clock timing parameters129able 62.ULPI timing130able 63.Ethernet DC electrical characteristics131able 64.Dynamic characteristics: Eternity MAC signals for SMI131able 65.Dynamic characteristics: Ethernet MAC signals for RMII132able 66.Dynamic characteristics: Ethernet MAC signals for MII133able 67.ADC characteristics133
able 56.       I2S dynamic characteristics       126         able 57.       USB OTG FS startup time       128         able 58.       USB OTG FS DC electrical characteristics       128         able 59.       USB OTG FS electrical characteristics       129         able 60.       USB HS DC electrical characteristics       129         able 61.       USB HS clock timing parameters       129         able 62.       ULPI timing       130         able 63.       Ethernet DC electrical characteristics       131         able 64.       Dynamic characteristics: Eternity MAC signals for SMI       131         able 65.       Dynamic characteristics: Ethernet MAC signals for RMII       132         able 66.       Dynamic characteristics: Ethernet MAC signals for MII       133         able 67.       ADC characteristics       133
able 57.       USB OTG FS startup time       128         able 58.       USB OTG FS DC electrical characteristics       128         able 59.       USB OTG FS electrical characteristics       129         able 60.       USB HS DC electrical characteristics       129         able 61.       USB HS clock timing parameters       129         able 62.       ULPI timing       130         able 63.       Ethernet DC electrical characteristics       131         able 64.       Dynamic characteristics: Eternity MAC signals for SMI       131         able 65.       Dynamic characteristics: Ethernet MAC signals for RMII       132         able 66.       Dynamic characteristics: Ethernet MAC signals for MII       133         able 67.       ADC characteristics       133
able 58.USB OTG FS DC electrical characteristics.128able 59.USB OTG FS electrical characteristics.129able 60.USB HS DC electrical characteristics.129able 61.USB HS clock timing parameters.129able 62.ULPI timing.130able 63.Ethernet DC electrical characteristics.131able 64.Dynamic characteristics: Eternity MAC signals for SMI131able 65.Dynamic characteristics: Ethernet MAC signals for RMII132able 66.Dynamic characteristics: Ethernet MAC signals for MII133able 67.ADC characteristics133
able 59.USB OTG FS electrical characteristics.129able 60.USB HS DC electrical characteristics.129able 61.USB HS clock timing parameters.129able 62.ULPI timing.130able 63.Ethernet DC electrical characteristics.131able 64.Dynamic characteristics: Eternity MAC signals for SMI131able 65.Dynamic characteristics: Ethernet MAC signals for RMII132able 66.Dynamic characteristics: Ethernet MAC signals for MII133able 67.ADC characteristics133
able 60.USB HS DC electrical characteristics129able 61.USB HS clock timing parameters129able 62.ULPI timing130able 63.Ethernet DC electrical characteristics131able 64.Dynamic characteristics: Eternity MAC signals for SMI131able 65.Dynamic characteristics: Ethernet MAC signals for RMII132able 66.Dynamic characteristics: Ethernet MAC signals for MII133able 67.ADC characteristics133
able 61.USB HS clock timing parameters129able 62.ULPI timing130able 63.Ethernet DC electrical characteristics131able 64.Dynamic characteristics: Eternity MAC signals for SMI131able 65.Dynamic characteristics: Ethernet MAC signals for RMII132able 66.Dynamic characteristics: Ethernet MAC signals for MII133able 67.ADC characteristics133
able 62.ULPI timing130able 63.Ethernet DC electrical characteristics131able 64.Dynamic characteristics: Eternity MAC signals for SMI131able 65.Dynamic characteristics: Ethernet MAC signals for RMII132able 66.Dynamic characteristics: Ethernet MAC signals for MII133able 67.ADC characteristics133
able 63. Ethernet DC electrical characteristics
ble 64. Dynamic characteristics: Eternity MAC signals for SMI
able 65. Dynamic characteristics: Ethernet MAC signals for RMII
able 66. Dynamic characteristics: Ethernet MAC signals for MII
able 67. ADC characteristics
able 68. ADC accuracy at f <sub>ADC</sub> = 30 MHz135
ıble 69.     Temperature sensor characteristics
able 70. Temperature sensor calibration values
able 71. V <sub>BAT</sub> monitoring characteristics
able 71. V <sub>BAT</sub> monitoring characteristics
able 71. V <sub>BAT</sub> monitoring characteristics
able 71.VBAT monitoring characteristics139able 72.Embedded internal reference voltage139able 73.Internal reference voltage calibration values139able 74.DAC characteristics139
able 71.VBAT monitoring characteristics139able 72.Embedded internal reference voltage139able 73.Internal reference voltage calibration values139able 74.DAC characteristics139able 75.Asynchronous non-multiplexed SRAM/PSRAM/NOR read timings143
able 71.VBAT monitoring characteristics139able 72.Embedded internal reference voltage139able 73.Internal reference voltage calibration values139able 74.DAC characteristics139able 75.Asynchronous non-multiplexed SRAM/PSRAM/NOR read timings143able 76.Asynchronous non-multiplexed SRAM/PSRAM/NOR write timings144
able 71.VBAT monitoring characteristics139able 72.Embedded internal reference voltage139able 73.Internal reference voltage calibration values139able 74.DAC characteristics139able 75.Asynchronous non-multiplexed SRAM/PSRAM/NOR read timings143able 76.Asynchronous non-multiplexed SRAM/PSRAM/NOR write timings144able 77.Asynchronous multiplexed PSRAM/NOR read timings145
able 71. V <sub>BAT</sub> monitoring characteristics
able 71. V <sub>BAT</sub> monitoring characteristics
able 71. V <sub>BAT</sub> monitoring characteristics
able 71.VBAT monitoring characteristics139able 72.Embedded internal reference voltage139able 73.Internal reference voltage calibration values139able 74.DAC characteristics139able 75.Asynchronous non-multiplexed SRAM/PSRAM/NOR read timings143able 76.Asynchronous non-multiplexed SRAM/PSRAM/NOR write timings144able 77.Asynchronous multiplexed PSRAM/NOR read timings145able 78.Asynchronous multiplexed PSRAM/NOR write timings146able 79.Synchronous multiplexed NOR/PSRAM read timings148able 80.Synchronous multiplexed PSRAM write timings149able 81.Synchronous non-multiplexed NOR/PSRAM read timings151
able 71. V <sub>BAT</sub> monitoring characteristics
able 71.         V <sub>BAT</sub> monitoring characteristics         139           able 72.         Embedded internal reference voltage         139           able 73.         Internal reference voltage calibration values         139           able 74.         DAC characteristics         139           able 75.         Asynchronous non-multiplexed SRAM/PSRAM/NOR read timings         143           able 76.         Asynchronous non-multiplexed SRAM/PSRAM/NOR write timings         144           able 77.         Asynchronous multiplexed PSRAM/NOR read timings         145           able 78.         Asynchronous multiplexed PSRAM/NOR write timings         146           able 80.         Synchronous multiplexed PSRAM write timings         148           able 81.         Synchronous non-multiplexed NOR/PSRAM read timings         151           able 82.         Synchronous non-multiplexed PSRAM write timings         151           able 83.         Switching characteristics for PC Card/CF read and write cycles         152           able 84.         Switching characteristics for PC Card/CF read and write cycles         157           able 85.         Switching characteristics for NAND Flash read cycles         160           able 86.         Switching characteristics for NAND Flash write cycles         161           able 87.         DCMI characteristics
able 71.         VBAT monitoring characteristics         139           able 72.         Embedded internal reference voltage         139           able 73.         Internal reference voltage calibration values         139           able 74.         DAC characteristics         139           able 75.         Asynchronous non-multiplexed SRAM/PSRAM/NOR read timings         143           able 76.         Asynchronous non-multiplexed SRAM/PSRAM/NOR write timings         144           able 77.         Asynchronous multiplexed PSRAM/NOR read timings         145           able 78.         Asynchronous multiplexed PSRAM/NOR write timings         146           able 80.         Synchronous multiplexed PSRAM write timings         148           able 81.         Synchronous non-multiplexed NOR/PSRAM read timings         151           able 82.         Synchronous non-multiplexed PSRAM write timings         152           able 83.         Switching characteristics for PC Card/CF read and write cycles         157           able 84.         Switching characteristics for PC Card/CF read and write cycles         157           able 85.         Switching characteristics for NAND Flash read cycles         160           able 86.         Switching characteristics for NAND Flash write cycles         161           able 87.         DCMI characteristics:
able 71.         V <sub>BAT</sub> monitoring characteristics         139           able 72.         Embedded internal reference voltage         139           able 73.         Internal reference voltage calibration values         139           able 74.         DAC characteristics         139           able 75.         Asynchronous non-multiplexed SRAM/PSRAM/NOR read timings         143           able 76.         Asynchronous nun-multiplexed SRAM/PSRAM/NOR write timings         144           able 77.         Asynchronous multiplexed PSRAM/NOR read timings         145           able 78.         Asynchronous multiplexed PSRAM/NOR write timings         146           able 79.         Synchronous multiplexed NOR/PSRAM read timings         148           able 80.         Synchronous multiplexed PSRAM write timings         149           able 81.         Synchronous non-multiplexed NOR/PSRAM read timings         151           able 82.         Synchronous non-multiplexed PSRAM write timings         152           able 83.         Switching characteristics for PC Card/CF read and write cycles         152           able 84.         Switching characteristics for PC Card/CF read and write cycles         158           able 85.         Switching characteristics for NAND Flash read cycles         160           able 86.         Switching characteristics for NAND
able 71.         V <sub>BAT</sub> monitoring characteristics         139           able 72.         Embedded internal reference voltage         139           able 73.         Internal reference voltage calibration values         139           able 74.         DAC characteristics         139           able 75.         Asynchronous non-multiplexed SRAM/PSRAM/NOR read timings         143           able 76.         Asynchronous multiplexed SRAM/PSRAM/NOR write timings         144           able 77.         Asynchronous multiplexed PSRAM/NOR read timings         145           able 78.         Asynchronous multiplexed PSRAM/NOR write timings         146           able 79.         Synchronous multiplexed NOR/PSRAM read timings         148           able 80.         Synchronous multiplexed PSRAM write timings         149           able 81.         Synchronous non-multiplexed PSRAM write timings         151           able 82.         Synchronous non-multiplexed PSRAM write timings         151           able 83.         Switching characteristics for PC Card/CF read and write cycles         152           able 84.         Switching characteristics for NAND Flash read cycles         158           able 85.         Switching characteristics for NAND Flash write cycles         160           able 86.         Switching characteristics for NAND Flash write cycl
able 71.         V <sub>BAT</sub> monitoring characteristics         139           able 72.         Embedded internal reference voltage         139           able 73.         Internal reference voltage calibration values         139           able 74.         DAC characteristics         139           able 75.         Asynchronous non-multiplexed SRAM/PSRAM/NOR read timings         143           able 76.         Asynchronous multiplexed PSRAM/NOR write timings         144           able 77.         Asynchronous multiplexed PSRAM/NOR read timings         145           able 78.         Asynchronous multiplexed PSRAM/NOR write timings         146           able 79.         Synchronous multiplexed NOR/PSRAM read timings         148           able 80.         Synchronous multiplexed PSRAM write timings         149           able 81.         Synchronous non-multiplexed NOR/PSRAM read timings         151           able 82.         Synchronous non-multiplexed PSRAM write timings         152           able 83.         Switching characteristics for PC Card/CF read and write cycles         157           able 84.         Switching characteristics for NAND Flash read cycles         158           able 85.         Switching characteristics for NAND Flash write cycles         160           able 86.         Switching characteristics: SD / MMC characteristics </td
bile 69. Temperature sensor characteristics
• 7.50
* 1.50
IDIE 08. ADC accuracy at t <sub>ADC</sub> = 30 MHz
idie pg. Aug accuracy at IADC = 30 MHZ
* 1.50
* 1.50
able 69. Temperature sensor characteristics
ible 69. I emperature sensor characteristics
ible 69. Temperature sensor characteristics
ible 65. Temperature sensor characteristics
iolo del l'emperatare delle di aradiene de l'element de l
iolo del Temperatare dender characteriotico
ıble 70. Temperature sensor calibration values
ıble 70. Temperature sensor calibration values
ble 70. Tanananatura agraer celibration values
ble 09. Temperature sensor characteristics
ibile os. Temperature sensor charactenstics
ible 69. Temperature Sensor Characteristics
ible 69. Temperature sensor characteristics
ible 69.
ıble 69. Temperature sensor characteristics
ble 69. Temperature sensor characteristics
ible 69.
· ·
ble 70 Temperature sensor calibration values 138
ble 70. Temperature sensor calibration values
ble 70 Temperature sensor calibration values 138
ıble 70. Temperature sensor calibration values
able 71. V <sub>BAT</sub> monitoring characteristics
able 71. V <sub>BAT</sub> monitoring characteristics
able 71. V <sub>BAT</sub> monitoring characteristics
ıble 70. Temperature sensor calibration values
ble 70 Temperature sensor calibration values 138
The second control of
iolo da. Tamparatara dandar difiaratario del constitución de la consti
ble 70 Tananantina agree cellbration values
ble 70 Temperature sensor calibration values 138
able 71. V <sub>BAT</sub> monitoring characteristics
able 71.VBAT monitoring characteristics139able 72.Embedded internal reference voltage139able 73.Internal reference voltage calibration values139able 74.DAC characteristics139
able 71.VBAT monitoring characteristics139able 72.Embedded internal reference voltage139able 73.Internal reference voltage calibration values139able 74.DAC characteristics139able 75.Asynchronous non-multiplexed SRAM/PSRAM/NOR read timings143
able 71.VBAT monitoring characteristics139able 72.Embedded internal reference voltage139able 73.Internal reference voltage calibration values139able 74.DAC characteristics139able 75.Asynchronous non-multiplexed SRAM/PSRAM/NOR read timings143able 76.Asynchronous non-multiplexed SRAM/PSRAM/NOR write timings144
able 71. V <sub>BAT</sub> monitoring characteristics
able 71.VBAT monitoring characteristics139able 72.Embedded internal reference voltage139able 73.Internal reference voltage calibration values139able 74.DAC characteristics139able 75.Asynchronous non-multiplexed SRAM/PSRAM/NOR read timings143able 76.Asynchronous non-multiplexed SRAM/PSRAM/NOR write timings144able 77.Asynchronous multiplexed PSRAM/NOR read timings145able 78.Asynchronous multiplexed PSRAM/NOR write timings146able 79.Synchronous multiplexed NOR/PSRAM read timings148able 80.Synchronous multiplexed PSRAM write timings149able 81.Synchronous non-multiplexed NOR/PSRAM read timings151
able 71. V <sub>BAT</sub> monitoring characteristics



# 2 Description

The STM32F405xx and STM32F407xx family is based on the high-performance ARM<sup>®</sup> Cortex<sup>®</sup>-M4 32-bit RISC core operating at a frequency of up to 168 MHz. The Cortex-M4 core features a Floating point unit (FPU) single precision which supports all ARM single-precision data-processing instructions and data types. It also implements a full set of DSP instructions and a memory protection unit (MPU) which enhances application security.

The STM32F405xx and STM32F407xx family incorporates high-speed embedded memories (Flash memory up to 1 Mbyte, up to 192 Kbytes of SRAM), up to 4 Kbytes of backup SRAM, and an extensive range of enhanced I/Os and peripherals connected to two APB buses, three AHB buses and a 32-bit multi-AHB bus matrix.

All devices offer three 12-bit ADCs, two DACs, a low-power RTC, twelve general-purpose 16-bit timers including two PWM timers for motor control, two general-purpose 32-bit timers. a true random number generator (RNG). They also feature standard and advanced communication interfaces.

- Up to three I<sup>2</sup>Cs
- Three SPIs, two I<sup>2</sup>Ss full duplex. To achieve audio class accuracy, the I2S peripherals
  can be clocked via a dedicated internal audio PLL or via an external clock to allow
  synchronization.
- Four USARTs plus two UARTs
- An USB OTG full-speed and a USB OTG high-speed with full-speed capability (with the ULPI),
- Two CANs
- An SDIO/MMC interface
- Ethernet and the camera interface available on STM32F407xx devices only.

New advanced peripherals include an SDIO, an enhanced flexible static memory control (FSMC) interface (for devices offered in packages of 100 pins and more), a camera interface for CMOS sensors. Refer to *Table 2: STM32F405xx and STM32F407xx: features and peripheral counts* for the list of peripherals available on each part number.

The STM32F405xx and STM32F407xx family operates in the –40 to +105 °C temperature range from a 1.8 to 3.6 V power supply. The supply voltage can drop to 1.7 V when the device operates in the 0 to 70 °C temperature range using an external power supply supervisor: refer to Section: Internal reset OFF. A comprehensive set of power-saving mode allows the design of low-power applications.

The STM32F405xx and STM32F407xx family offers devices in various packages ranging from 64 pins to 176 pins. The set of included peripherals changes with the device chosen.

These features make the STM32F405xx and STM32F407xx microcontroller family suitable for a wide range of applications:

- Motor drive and application control
- Medical equipment
- Industrial applications: PLC, inverters, circuit breakers
- Printers, and scanners
- Alarm systems, video intercom, and HVAC
- Home audio appliances

clock entry is available when necessary (for example if an indirectly used external oscillator fails).

Several prescalers allow the configuration of the three AHB buses, the high-speed APB (APB2) and the low-speed APB (APB1) domains. The maximum frequency of the three AHB buses is 168 MHz while the maximum frequency of the high-speed APB domains is 84 MHz. The maximum allowed frequency of the low-speed APB domain is 42 MHz.

The devices embed a dedicated PLL (PLLI2S) which allows to achieve audio class performance. In this case, the I<sup>2</sup>S master clock can generate all standard sampling frequencies from 8 kHz to 192 kHz.

#### 2.2.13 Boot modes

At startup, boot pins are used to select one out of three boot options:

- Boot from user Flash
- Boot from system memory
- Boot from embedded SRAM

The boot loader is located in system memory. It is used to reprogram the Flash memory by using USART1 (PA9/PA10), USART3 (PC10/PC11 or PB10/PB11), CAN2 (PB5/PB13), USB OTG FS in Device mode (PA11/PA12) through DFU (device firmware upgrade).

# 2.2.14 Power supply schemes

- V<sub>DD</sub> = 1.8 to 3.6 V: external power supply for I/Os and the internal regulator (when enabled), provided externally through V<sub>DD</sub> pins.
- V<sub>SSA</sub>, V<sub>DDA</sub> = 1.8 to 3.6 V: external analog power supplies for ADC, DAC, Reset blocks, RCs and PLL. V<sub>DDA</sub> and V<sub>SSA</sub> must be connected to V<sub>DD</sub> and V<sub>SS</sub>, respectively.
- V<sub>BAT</sub> = 1.65 to 3.6 V: power supply for RTC, external clock 32 kHz oscillator and backup registers (through power switch) when V<sub>DD</sub> is not present.

Refer to Figure 21: Power supply scheme for more details.

Note:

 $V_{DD}/V_{DDA}$  minimum value of 1.7 V is obtained when the device operates in reduced temperature range, and with the use of an external power supply supervisor (refer to Section : Internal reset OFF).

Refer to Table 2 in order to identify the packages supporting this option.

#### 2.2.15 Power supply supervisor

#### Internal reset ON

On packages embedding the PDR\_ON pin, the power supply supervisor is enabled by holding PDR\_ON high. On all other packages, the power supply supervisor is always enabled.

The device has an integrated power-on reset (POR) / power-down reset (PDR) circuitry coupled with a Brownout reset (BOR) circuitry. At power-on, POR/PDR is always active and ensures proper operation starting from 1.8 V. After the 1.8 V POR threshold level is reached, the option byte loading process starts, either to confirm or modify default BOR threshold levels, or to disable BOR permanently. Three BOR thresholds are available through option bytes. The device remains in reset mode when  $V_{\mbox{\scriptsize DD}}$  is below a specified threshold,  $V_{\mbox{\scriptsize POR/PDR}}$  or  $V_{\mbox{\scriptsize BOR}}$ , without the need for an external reset circuit.

Two external ceramic capacitors should be connected on V<sub>CAP\_1</sub> & V<sub>CAP\_2</sub> pin. Refer to Figure 21: Power supply scheme and Figure 16: VCAP\_1/VCAP\_2 operating conditions.

All packages have regulator ON feature.

#### **Regulator OFF**

This feature is available only on packages featuring the BYPASS\_REG pin. The regulator is disabled by holding BYPASS\_REG high. The regulator OFF mode allows to supply externally a  $V_{12}$  voltage source through  $V_{CAP}$  and  $V_{CAP}$  pins.

Since the internal voltage scaling is not manage internally, the external voltage value must be aligned with the targeted maximum frequency. Refer to *Table 14: General operating conditions*.

The two 2.2  $\mu$ F ceramic capacitors should be replaced by two 100 nF decoupling capacitors.

Refer to Figure 21: Power supply scheme

When the regulator is OFF, there is no more internal monitoring on  $V_{12}$ . An external power supply supervisor should be used to monitor the  $V_{12}$  of the logic power domain. PA0 pin should be used for this purpose, and act as power-on reset on  $V_{12}$  power domain.

In regulator OFF mode the following features are no more supported:

- PA0 cannot be used as a GPIO pin since it allows to reset a part of the V<sub>12</sub> logic power domain which is not reset by the NRST pin.
- As long as PA0 is kept low, the debug mode cannot be used under power-on reset. As a consequence, PA0 and NRST pins must be managed separately if the debug connection under reset or pre-reset is required.
- The standby mode is not available

External V<sub>CAP\_1/2</sub> power supply supervisor Ext. reset controller active when V<sub>CAP\_1/2</sub> < Min V<sub>12</sub>

PA0 NRST

V<sub>DD</sub>

BYPASS\_REG

V<sub>CAP\_1</sub>

V<sub>CAP\_2</sub>

ai18498V4

Figure 9. Regulator OFF

Eight DAC trigger inputs are used in the device. The DAC channels are triggered through the timer update outputs that are also connected to different DMA streams.

### 2.2.38 Serial wire JTAG debug port (SWJ-DP)

The ARM SWJ-DP interface is embedded, and is a combined JTAG and serial wire debug port that enables either a serial wire debug or a JTAG probe to be connected to the target.

Debug is performed using 2 pins only instead of 5 required by the JTAG (JTAG pins could be re-use as GPIO with alternate function): the JTAG TMS and TCK pins are shared with SWDIO and SWCLK, respectively, and a specific sequence on the TMS pin is used to switch between JTAG-DP and SW-DP.

#### 2.2.39 Embedded Trace Macrocell™

The ARM Embedded Trace Macrocell provides a greater visibility of the instruction and data flow inside the CPU core by streaming compressed data at a very high rate from the STM32F40xxx through a small number of ETM pins to an external hardware trace port analyser (TPA) device. The TPA is connected to a host computer using USB, Ethernet, or any other high-speed channel. Real-time instruction and data flow activity can be recorded and then formatted for display on the host computer that runs the debugger software. TPA hardware is commercially available from common development tool vendors.

The Embedded Trace Macrocell operates with third party debugger software tools.

40/202 DocID022152 Rev 8

8 PE2 | 1  $\vdash \mathsf{A}^{\mathsf{DD}}$ 108 107 | V<sub>SS</sub> 106 | V<sub>CAP</sub> 105 | PA 13 PE3 🗖 2 PE4 🗆 3 PE5 🗆 4 PE6 4 5 104 PA 12 VBAT ☐ 6 103 PA 11 PC13 🗖 7 102 PA 10 101 PA9 100 PA8 PC14 🗖 8 PC15 | 9 PF0 | 10 PF1 | 11 99 | PC9 98 🗖 PC8 PF2 🗖 12 97 🗖 PC7 PF3 🗖 13 96 □ PC6 95 þ v<sub>DD</sub> PF4 🗖 14 PF5 d 15 94 | V<sub>SS</sub> 93 | PG8 V<sub>SS</sub> □ 16 V<sub>DD</sub> □ 17 PF6 □ 18 92 | PG7 91 □ PG6 LQFP144 PF7 ☐ 19 90 PG5 PF8 20 89 🗖 PG4 PF9 🗆 21 88 🗖 PG3 PF10 22 87 🗖 PG2 PH0 🗖 23 86 PD15 PH1 🗖 24 85 PD14 84  $\not\vdash$   $V_{DD}$ NRST 25 83 \( \subset V\_{SS}^{\( \)} \) PC0 ☐ 26 PC1 27 82 | PD13 PC2 ☐ 28 81 □PD12 PC3 ☐ 29 80 PD11 V<sub>DD</sub> □ 30 V<sub>SSA</sub> □ 31 79 PD10 78 PD9 V<sub>REF+</sub>□ 32 77 | PD8 V<sub>DDA</sub> 33 PA 0 34 76 □PB15 75 PB14 74 PB13 73 PB12 PA 1 🗆 35 PA2□ 36 ai18496b

Figure 14. STM32F40xxx LQFP144 pinout

1. The above figure shows the package top view.

Table 7. STM32F40xxx pin and ball definitions (continued)

	F	Pin r	numb							deminions (continueu)	
LQFP64	WLCSP90	LQFP100	LQFP144	UFBGA176	LQFP176	Pin name (function after reset) <sup>(1)</sup>	Pin type	I / O structure	Notes	Alternate functions	Additional functions
-	-	-	11	НЗ	17	PF1	I/O	FT	-	FSMC_A1 / I2C2_SCL / EVENTOUT	-
-	-	-	12	H2	18	PF2	I/O	FT	-	FSMC_A2 / I2C2_SMBA / EVENTOUT	-
-	-	-	13	J2	19	PF3	I/O	FT	(4)	FSMC_A3/EVENTOUT	ADC3_IN9
-	-	•	14	J3	20	PF4	I/O	FT	(4)	FSMC_A4/EVENTOUT	ADC3_IN14
-	-	1	15	K3	21	PF5	I/O	FT	(4)	FSMC_A5/EVENTOUT	ADC3_IN15
-	C9	10	16	G2	22	V <sub>SS</sub>	S	-	-	-	-
-	B8	11	17	G3	23	$V_{DD}$	S	-	-	-	-
-	-	-	18	K2	24	PF6	I/O	FT	(4)	TIM10_CH1 / FSMC_NIORD/ EVENTOUT	ADC3_IN4
-	-	-	19	K1	25	PF7	I/O	FT	(4)	TIM11_CH1/FSMC_NREG/ EVENTOUT	ADC3_IN5
-	-	-	20	L3	26	PF8	I/O	FT	(4)	TIM13_CH1 / FSMC_NIOWR/ EVENTOUT	ADC3_IN6
-	1	-	21	L2	27	PF9	I/O	FT	(4)	TIM14_CH1 / FSMC_CD/ EVENTOUT	ADC3_IN7
-	-	-	22	L1	28	PF10	I/O	FT	(4)	FSMC_INTR/ EVENTOUT	ADC3_IN8
5	F10	12	23	G1	29	PH0/OSC_IN (PH0)	I/O	FT	-	EVENTOUT	OSC_IN <sup>(4)</sup>
6	F9	13	24	H1	30	PH1/OSC_OUT (PH1)	I/O	FT	-	EVENTOUT	OSC_OUT <sup>(4)</sup>
7	G10	14	25	J1	31	NRST	I/O	RST	-	-	-
8	E10	15	26	M2	32	PC0	I/O	FT	(4)	OTG_HS_ULPI_STP/ EVENTOUT	ADC123_IN10
9	-	16	27	МЗ	33	PC1	I/O	FT	(4)	ETH_MDC/ EVENTOUT	ADC123_IN11
10	D10	17	28	M4	34	PC2	I/O	FT	(4)	SPI2_MISO / OTG_HS_ULPI_DIR / ETH_MII_TXD2 /I2S2ext_SD/ EVENTOUT	ADC123_IN12

48/202 DocID022152 Rev 8

Pinouts and pin description

**Table 9. Alternate function mapping (continued)** 

	Tube of Atternate function mapp									111 3							
		AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13		
Pe	ort	sys	TIM1/2	TIM3/4/5	TIM8/9/10 /11	I2C1/2/3	SPI1/SPI2/ I2S2/I2S2e xt	SPI3/I2Sext /I2S3	USART1/2/3/ I2S3ext	UART4/5/ USART6	CAN1/2 TIM12/13/ 14	OTG_FS/ OTG_HS	ETH	FSMC/SDIO /OTG_FS	DCMI	AF14	AF15
	PB0	=	TIM1_CH2N	TIM3_CH3	TIM8_CH2N	=	=	=	-	=	=	OTG_HS_ULPI_ D1	ETH _MII_RXD2	ē	ū	=	EVENTOUT
	PB1	=	TIM1_CH3N	TIM3_CH4	TIM8_CH3N		=	=	-	=	-	OTG_HS_ULPI_ D2	ETH_MII_RXD3	=	=	=	EVENTOUT
	PB2		-	-	-	-	-	-		-	-	-	-	-	-	-	EVENTOUT
	PB3	JTDO/ TRACES WO	TIM2_CH2	-	-	-	SPI1_SCK	SPI3_SCK I2S3_CK	-	-	-	-	-	-	=	-	EVENTOUT
	PB4	NJTRST	=	TIM3_CH1		=	SPI1_MISO	SPI3_MISO	I2S3ext_SD	=	-	-	Ξ	=	=	-	EVENTOUT
	PB5	=	=	TIM3_CH2		I2C1_SMB A	SPI1_MOSI	SPI3_MOSI I2S3_SD		=	CAN2_RX	OTG_HS_ULPI_ D7	ETH_PPS_OUT	n.	DCMI_D10	-	EVENTOUT
	PB6		-	TIM4_CH1		I2C1_SCL	-	-	USART1_TX	-	CAN2_TX	-	-	-	DCMI_D5	-	EVENTOUT
	PB7	-	-	TIM4_CH2		I2C1_SDA	-	-	USART1_RX	-	-	-	-	FSMC_NL	DCMI_VSYN	i	EVENTOUT
Port B	PB8	-	-	TIM4_CH3	TIM10_CH1	I2C1_SCL	-	-	-	-	CAN1_RX	-	ETH _MII_TXD3	SDIO_D4	DCMI_D6	-	EVENTOUT
	PB9	-	-	TIM4_CH4	TIM11_CH1	I2C1_SDA	SPI2_NSS I2S2_WS	-	-	-	CAN1_TX	-	-	SDIO_D5	DCMI_D7	i	EVENTOUT
	PB10	-	TIM2_CH3	-	-	I2C2_SCL	SPI2_SCK I2S2_CK	-	USART3_TX	-	-	OTG_HS_ULPI_ D3	ETH_MII_RX_ER	-	-	i	EVENTOUT
	PB11	ı	TIM2_CH4	-	-	I2C2_SDA	-	-	USART3_RX	=	-	OTG_HS_ULPI_ D4	ETH _MII_TX_EN ETH _RMII_TX_EN	-	=	ı	EVENTOUT
	PB12	ı	TIM1_BKIN	1	-	I2C2_ SMBA	SPI2_NSS I2S2_WS	-	USART3_CK	-	CAN2_RX	OTG_HS_ULPI_ D5	ETH _MII_TXD0 ETH _RMII_TXD0	OTG_HS_ID	1	i	EVENTOUT
	PB13	-	TIM1_CH1N	-	-	-	SPI2_SCK I2S2_CK	-	USART3_CTS	-	CAN2_TX	OTG_HS_ULPI_ D6	ETH _MII_TXD1 ETH _RMII_TXD1	-	-	-	EVENTOUT
	PB14	=	TIM1_CH2N	-	TIM8_CH2N	-	SPI2_MISO	I2S2ext_SD	USART3_RTS	-	TIM12_CH1	-	-	OTG_HS_DM	-	-	EVENTOUT
	PB15	RTC_ REFIN	TIM1_CH3N	-	TIM8_CH3N	-	SPI2_MOSI I2S2_SD	-	-	-	TIM12_CH2	-	-	OTG_HS_DP	-		EVENTOUT



Table 23. Typical and maximum current consumptions in Stop mode

			Тур		Max		
Symbol	Parameter	Conditions	T <sub>A</sub> = 25 °C	T <sub>A</sub> = 25 °C	T <sub>A</sub> = 85 °C	T <sub>A</sub> = 105 °C	Unit
	Supply current in Stop mode with main regulator in Run mode	Flash in Stop mode, low-speed and high- speed internal RC oscillators and high-speed oscillator OFF (no independent watchdog)	0.45	1.5	11.00	20.00	
		Flash in Deep power-down mode, low-speed and high-speed internal RC oscillators and high-speed oscillator OFF (no independent watchdog)	0.40	1.5	11.00	20.00	mA
IDD_STOP	Supply current in Stop mode with main regulator in Low-power mode	Flash in Stop mode, low-speed and high- speed internal RC oscillators and high-speed oscillator OFF (no independent watchdog)	0.31	1.1	8.00	15.00	IIIA
		Flash in Deep power-down mode, low-speed and high-speed internal RC oscillators and high-speed oscillator OFF (no independent watchdog)	0.28	1.1	8.00	15.00	

Table 24. Typical and maximum current consumptions in Standby mode

				Тур		Ма	x <sup>(1)</sup>		
Symbol	Parameter	Conditions	T	<sub>A</sub> = 25 °(	C	T <sub>A</sub> = 85 °C	T <sub>A</sub> = 105 °C	Unit	
			V <sub>DD</sub> = 1.8 V	V <sub>DD</sub> = 2.4 V	V <sub>DD</sub> = 3.3 V	V <sub>DD</sub> =	= 3.6 V		
	Supply current	Backup SRAM ON, low- speed oscillator and RTC ON	3.0	3.4	4.0	20	36		
		Backup SRAM OFF, low- speed oscillator and RTC ON	2.4	2.7	3.3	16	32	μΑ	
I <sub>DD_STBY</sub>	in Standby mode	Backup SRAM ON, RTC OFF	2.4	2.6	3.0	12.5	24.8		
		Backup SRAM OFF, RTC OFF	1.7	1.9	2.2	9.8	19.2		

<sup>1.</sup> Guaranteed by characterization.

A device reset allows normal operations to be resumed.

The test results are given in *Table 43*. They are based on the EMS levels and classes defined in application note AN1709.

Table 43. EMS characteristics

Symbol	Parameter	Conditions	Level/ Class
V <sub>FESD</sub>	Voltage limits to be applied on any I/O pin to induce a functional disturbance	$V_{\rm DD} = 3.3$ V, LQFP176, $T_{\rm A} =$ +25 °C, $f_{\rm HCLK} = 168$ MHz, conforms to IEC 61000-4-2	2B
V <sub>EFTB</sub>	Fast transient voltage burst limits to be applied through 100 pF on V <sub>DD</sub> and V <sub>SS</sub> pins to induce a functional disturbance	$V_{DD} = 3.3 \text{ V, LQFP176, T}_{A} = +25 ^{\circ}\text{C, f}_{HCLK} = 168 \text{ MHz, conforms}$ to IEC 61000-4-2	4A

#### Designing hardened software to avoid noise problems

EMC characterization and optimization are performed at component level with a typical application environment and simplified MCU software. It should be noted that good EMC performance is highly dependent on the user application and the software in particular.

Therefore it is recommended that the user applies EMC software optimization and prequalification tests in relation with the EMC level requested for his application.

Software recommendations

The software flowchart must include the management of runaway conditions such as:

- Corrupted program counter
- Unexpected reset
- Critical Data corruption (control registers...)

Prequalification trials

Most of the common failures (unexpected reset and program counter corruption) can be reproduced by manually forcing a low state on the NRST pin or the Oscillator pins for 1 second.

To complete these trials, ESD stress can be applied directly on the device, over the range of specification values. When unexpected behavior is detected, the software can be hardened to prevent unrecoverable errors occurring (see application note AN1015).

# Static latchup

Two complementary static tests are required on six parts to assess the latchup performance:

- A supply overvoltage is applied to each power supply pin
- A current injection is applied to each input, output and configurable I/O pin

These tests are compliant with EIA/JESD 78A IC latchup standard.

Table 46. Electrical sensitivities

Symbol	Parameter	Conditions	Class
LU	Static latch-up class	T <sub>A</sub> = +105 °C conforming to JESD78A	II level A

# 5.3.15 I/O current injection characteristics

As a general rule, current injection to the I/O pins, due to external voltage below  $V_{SS}$  or above  $V_{DD}$  (for standard, 3 V-capable I/O pins) should be avoided during normal product operation. However, in order to give an indication of the robustness of the microcontroller in cases when abnormal injection accidentally happens, susceptibility tests are performed on a sample basis during device characterization.

### Functional susceptibilty to I/O current injection

While a simple application is executed on the device, the device is stressed by injecting current into the I/O pins programmed in floating input mode. While current is injected into the I/O pin, one at a time, the device is checked for functional failures.

The failure is indicated by an out of range parameter: ADC error above a certain limit (>5 LSB TUE), out of conventional limits of induced leakage current on adjacent pins (out of  $5 \mu A/+0 \mu A$  range), or other functional failure (for example reset, oscillator frequency deviation).

Negative induced leakage current is caused by negative injection and positive induced leakage current by positive injection.

The test results are given in *Table 47*.

OSPEEDRy [1:0] bit value <sup>(1)</sup>	Symbol	Parameter	Conditions	Min	Тур	Max	Unit
			$C_L = 30 \text{ pF, } V_{DD} > 2.70 \text{ V}$	-	-	100 <sup>(4)</sup>	
	_	Maximum fraguanou(3)	C <sub>L</sub> = 30 pF, V <sub>DD &gt;</sub> 1.8 V	-	-	50 <sup>(4)</sup>	MHz
	rmax(IO)out	Maximum frequency <sup>(3)</sup>	C <sub>L</sub> = 10 pF, V <sub>DD &gt;</sub> 2.70 V	-	-	180 <sup>(4)</sup>	IVITIZ
11			C <sub>L</sub> = 10 pF, V <sub>DD &gt;</sub> 1.8 V	-	-	100 <sup>(4)</sup>	
11			C <sub>L</sub> = 30 pF, V <sub>DD &gt;</sub> 2.70 V	-	-	4	
	t <sub>f(IO)out</sub> /	Output high to low level fall	C <sub>L</sub> = 30 pF, V <sub>DD &gt;</sub> 1.8 V	-	-	6	- ns
	t <sub>r(IO)out</sub>	time and output low to high level rise time	C <sub>L</sub> = 10 pF, V <sub>DD &gt;</sub> 2.70 V	-	-	2.5	
			C <sub>L</sub> = 10 pF, V <sub>DD &gt;</sub> 1.8 V	-	-	4	
-	t <sub>EXTIpw</sub>	Pulse width of external signals detected by the EXTI controller		10	-	-	ns

Table 50. I/O AC characteristics<sup>(1)(2)</sup> (continued)

- 1. Guaranteed by characterization.
- The I/O speed is configured using the OSPEEDRy[1:0] bits. Refer to the STM32F4xx reference manual for a description of the GPIOx\_SPEEDR GPIO port output speed register.
- 3. The maximum frequency is defined in Figure 37.
- 4. For maximum frequencies above 50 MHz, the compensation cell should be used.




Figure 37. I/O AC characteristics definition




Figure 44. USB OTG FS timings: definition of data signal rise and fall time

Table 59. USB OTG FS electrical characteristics<sup>(1)</sup>

	Driver o	characteristics			
Symbol	Parameter	Conditions	Min	Max	Unit
t <sub>r</sub>	Rise time <sup>(2)</sup>	C <sub>L</sub> = 50 pF	4	20	ns
t <sub>f</sub>	Fall time <sup>(2)</sup>	C <sub>L</sub> = 50 pF	4	20	ns
t <sub>rfm</sub>	Rise/ fall time matching	t <sub>r</sub> /t <sub>f</sub>	90	110	%
V <sub>CRS</sub>	Output signal crossover voltage	-	1.3	2.0	V

<sup>1.</sup> Guaranteed by design.

#### **USB HS characteristics**

Unless otherwise specified, the parameters given in *Table 62* for ULPI are derived from tests performed under the ambient temperature,  $f_{HCLK}$  frequency summarized in *Table 61* and  $V_{DD}$  supply voltage conditions summarized in *Table 60*, with the following configuration:

- Output speed is set to OSPEEDRy[1:0] = 10
- Capacitive load C = 30 pF
- Measurement points are done at CMOS levels: 0.5V<sub>DD</sub>.

Refer to Section Section 5.3.16: I/O port characteristics for more details on the input/output characteristics.

Table 60. USB HS DC electrical characteristics

Symb	ol	Parameter	Min. <sup>(1)</sup>	Max. <sup>(1)</sup>	Unit
Input level	$V_{DD}$	USB OTG HS operating voltage	2.7	3.6	V

<sup>1.</sup> All the voltages are measured from the local ground potential.

Table 61. USB HS clock timing parameters<sup>(1)</sup>

Parameter		Symbol	Min	Nominal	Max	Unit
$f_{\mbox{\scriptsize HCLK}}$ value to guarantee proper operation of USB HS interface		-	30	-	-	MHz
Frequency (first transition)	8-bit ±10%	F <sub>START_8BIT</sub>	54	60	66	MHz



<sup>2.</sup> Measured from 10% to 90% of the data signal. For more detailed informations, please refer to USB Specification - Chapter 7 (version 2.0).

5.6

ms

μs

rable on GGB fre clock tilling parameters						
Parameter	Symbol	Min	Nominal	Max	Unit	
Frequency (steady state) ±500	) ppm	F <sub>STEADY</sub>	59.97	60	60.03	MHz
Duty cycle (first transition)	8-bit ±10%	D <sub>START_8BIT</sub>	40	50	60	%
Duty cycle (steady state) ±500	) ppm	D <sub>STEADY</sub>	49.975	50	50.025	%
Time to reach the steady state duty cycle after the first transit		T <sub>STEADY</sub>	-	-	1.4	ms

Table 61, USB HS clock timing parameters<sup>(1)</sup>

of the input clock

Clock startup time after the

de-assertion of SuspendM

PHY preparation time after the first transition

Table 62. ULPI timing

 $T_{PREP}$ 

T<sub>START\_DEV</sub>

T<sub>START\_HOST</sub>


Peripheral

Host

Parameter	Symbol	Valu	Unit		
Farameter	Symbol	Min.	Max.	Oilit	
Control in (ULPI_DIR) setup time	4	-	2.0		
Control in (ULPI_NXT) setup time	t <sub>SC</sub>	-	1.5		
Control in (ULPI_DIR, ULPI_NXT) hold time	t <sub>HC</sub>	0	-		
Data in setup time	t <sub>SD</sub>	-	2.0	ns	
Data in hold time	t <sub>HD</sub>	0	-		
Control out (ULPI_STP) setup time and hold time	t <sub>DC</sub>	-	9.2		
Data out available from clock rising edge	t <sub>DD</sub>	-	10.7		

<sup>1.</sup>  $V_{DD}$  = 2.7 V to 3.6 V and  $T_A$  = -40 to 85 °C.

Figure 45. ULPI timing diagram



130/202 DocID022152 Rev 8

<sup>1.</sup> Guaranteed by design.

#### **Ethernet characteristics**

Unless otherwise specified, the parameters given in *Table 64*, *Table 65* and *Table 66* for SMI, RMII and MII are derived from tests performed under the ambient temperature, f<sub>HCLK</sub> frequency summarized in *Table 14* and VDD supply voltage conditions summarized in *Table 63*, with the following configuration:

- Output speed is set to OSPEEDRy[1:0] = 10
- Capacitive load C = 30 pF
- Measurement points are done at CMOS levels: 0.5V<sub>DD</sub>.

Refer to Section 5.3.16: I/O port characteristics for more details on the input/output characteristics.

Table 63. Ethernet DC electrical characteristics

Symb	ol	Parameter	Min. <sup>(1)</sup>	Max. <sup>(1)</sup>	Unit
Input level	$V_{DD}$	Ethernet operating voltage	2.7	3.6	V

<sup>1.</sup> All the voltages are measured from the local ground potential.

*Table 64* gives the list of Ethernet MAC signals for the SMI (station management interface) and *Figure 46* shows the corresponding timing diagram.

ETH\_MDIO(O)

ETH\_MDIO(I)

ETH\_MDIO(I)

MS31384V1

Figure 46. Ethernet SMI timing diagram

Table 64. Dynamic characteristics: Eternity MAC signals for SMI<sup>(1)</sup>

Symbol	Parameter	Min	Тур	Max	Unit
t <sub>MDC</sub>	MDC cycle time(2.38 MHz)	411	420	425	
T <sub>d(MDIO)</sub>	Write data valid time	6	10	13	ns
t <sub>su(MDIO)</sub>	Read data setup time	12	-	-	115
t <sub>h(MDIO)</sub>	Read data hold time	0	-	-	

<sup>1.</sup> Guaranteed by characterization.

*Table 65* gives the list of Ethernet MAC signals for the RMII and *Figure 47* shows the corresponding timing diagram.




Figure 49. ADC accuracy characteristics

- See also Table 68.
- 2. Example of an actual transfer curve.
- Ideal transfer curve.
- End point correlation line.
- $E_T$  = Total Unadjusted Error: maximum deviation between the actual and the ideal transfer curves.
  - EO = Offset Error: deviation between the first actual transition and the first ideal one.
    EG = Gain Error: deviation between the last ideal transition and the last actual one.
  - ED = Differential Linearity Error: maximum deviation between actual steps and the ideal one.
  - EL = Integral Linearity Error: maximum deviation between any actual transition and the end point correlation line.




Figure 50. Typical connection diagram using the ADC

- Refer to Table 67 for the values of  $R_{AIN},\,R_{ADC}$  and  $C_{ADC}$
- $C_{parasitic}$  represents the capacitance of the PCB (dependent on soldering and PCB layout quality) plus the pad capacitance (roughly 5 pF). A high  $C_{parasitic}$  value downgrades conversion accuracy. To remedy this,  $f_{ADC}$  should be reduced.

DocID022152 Rev 8 136/202

Table 74. DAC characteristics (continued)

Symbol	Parameter	Min	Тур	Max	Unit	Comments
Offset <sup>(4)</sup>	Offset error	-	-	±10	mV	Given for the DAC in 12-bit configuration
	(difference between measured value at Code (0x800) and the ideal value	ı	-	±3	LSB	Given for the DAC in 10-bit at V <sub>REF+</sub> = 3.6 V
	= V <sub>REF+</sub> /2)	ı	-	±12	LSB	Given for the DAC in 12-bit at V <sub>REF+</sub> = 3.6 V
Gain error <sup>(4)</sup>	Gain error	-	-	±0.5	%	Given for the DAC in 12-bit configuration
t <sub>SETTLING</sub> <sup>(4)</sup>	Settling time (full scale: for a 10-bit input code transition between the lowest and the highest input codes when DAC_OUT reaches final value ±4LSB	-	3	6	μs	$C_{LOAD} \le 50 \text{ pF},$ $R_{LOAD} \ge 5 \text{ k}\Omega$
THD <sup>(4)</sup>	Total Harmonic Distortion Buffer ON	-	-	-	dB	$C_{LOAD} \le 50 \text{ pF},$ $R_{LOAD} \ge 5 \text{ k}\Omega$
Update rate <sup>(2)</sup>	Max frequency for a correct DAC_OUT change when small variation in the input code (from code i to i+1LSB)	1	-	1	MS/s	$C_{LOAD} \le 50 \text{ pF},$ $R_{LOAD} \ge 5 \text{ k}\Omega$
t <sub>WAKEUP</sub> <sup>(4)</sup>	Wakeup time from off state (Setting the ENx bit in the DAC Control register)	-	6.5	10	μs	$\begin{split} &C_{LOAD} \leq 50 \text{ pF, } R_{LOAD} \geq 5 \text{ k}\Omega \\ &\text{input code between lowest and} \\ &\text{highest possible ones.} \end{split}$
PSRR+ (2)	Power supply rejection ratio (to V <sub>DDA</sub> ) (static DC measurement)	-	-67	-40	dB	No R <sub>LOAD</sub> , C <sub>LOAD</sub> = 50 pF

V<sub>DD</sub>/V<sub>DDA</sub> minimum value of 1.7 V is obtained when the device operates in reduced temperature range, and with the use of an external power supply supervisor (refer to Section: Internal reset OFF).

<sup>2.</sup> Guaranteed by design.

<sup>3.</sup> The quiescent mode corresponds to a state where the DAC maintains a stable output level to ensure that no dynamic consumption occurs.

<sup>4.</sup> Guaranteed by characterization.

CK
D, CMD
(output)

ai14888

Figure 74. SD default mode

Table 88. Dynamic characteristics:  $\underline{SD}$  /  $\underline{MMC}$  characteristics<sup>(1)</sup>

Symbol	Parameter	Conditions	Min	Тур	Max	Unit		
f <sub>PP</sub>	Clock frequency in data transfer mode		0		48	MHz		
	SDIO_CK/f <sub>PCLK2</sub> frequency ratio		-	-	8/3	ı		
t <sub>W(CKL)</sub>	Clock low time	f <sub>PP</sub> = 48 MHz	8.5	9	-	ns		
t <sub>W(CKH)</sub>	Clock high time	f <sub>PP</sub> = 48 MHz	8.3	10	-	115		
CMD, D input	ts (referenced to CK) in MMC and SD HS mode							
t <sub>ISU</sub>	Input setup time HS	f <sub>PP</sub> = 48 MHz	3	-	-	ns		
t <sub>IH</sub>	Input hold time HS	f <sub>PP</sub> = 48 MHz	0	-	-	115		
CMD, D outp	uts (referenced to CK) in MMC and SD HS mod	e						
t <sub>OV</sub>	Output valid time HS	f <sub>PP</sub> = 48 MHz	-	4.5	6	no		
t <sub>OH</sub>	Output hold time HS	f <sub>PP</sub> = 48 MHz	1	-	-	ns		
CMD, D input	ts (referenced to CK) in SD default mode							
t <sub>ISUD</sub>	Input setup time SD	f <sub>PP</sub> = 24 MHz	1.5	-	-	ne		
t <sub>IHD</sub>	Input hold time SD	f <sub>PP</sub> = 24 MHz	0.5	-	-	ns		
CMD, D outp	CMD, D outputs (referenced to CK) in SD default mode							
t <sub>OVD</sub>	Output valid default time SD	f <sub>PP</sub> = 24 MHz	-	4.5	7	ns		
t <sub>OHD</sub>	Output hold default time SD	f <sub>PP</sub> = 24 MHz	0.5	-	-	110		

<sup>1.</sup> Guaranteed by characterization.


# 5.3.29 RTC characteristics

**Table 89. RTC characteristics** 

Symbol	Parameter	Conditions	Min	Max
-	f <sub>PCLK1</sub> /RTCCLK frequency ratio	Any read/write operation from/to an RTC register	4	-

# 7 Part numbering

Table 99. Ordering information scheme



TR = tape and reel

For a list of available options (speed, package, etc.) or for further information on any aspect of this device, please contact your nearest ST sales office.