

#### Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

E·XFI


Product Status	Active
Core Processor	ARM® Cortex®-M4
Core Size	32-Bit Single-Core
Speed	168MHz
Connectivity	CANbus, EBI/EMI, I <sup>2</sup> C, IrDA, LINbus, SPI, UART/USART, USB OTG
Peripherals	Brown-out Detect/Reset, DMA, I <sup>2</sup> S, LCD, POR, PWM, WDT
Number of I/O	114
Program Memory Size	1MB (1M x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	192К х 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.6V
Data Converters	A/D 24x12b; D/A 2x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	144-LQFP
Supplier Device Package	144-LQFP (20x20)
Purchase URL	https://www.e-xfl.com/product-detail/stmicroelectronics/stm32f405zgt7

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong


		5.3.12	Memory characteristics	108
		5.3.13	EMC characteristics	110
		5.3.14	Absolute maximum ratings (electrical sensitivity)	112
		5.3.15	I/O current injection characteristics	113
		5.3.16	I/O port characteristics	114
		5.3.17	NRST pin characteristics	118
		5.3.18	TIM timer characteristics	119
		5.3.19	Communications interfaces	121
		5.3.20	CAN (controller area network) interface	133
		5.3.21	12-bit ADC characteristics	133
		5.3.22	Temperature sensor characteristics	138
		5.3.23	V <sub>BAT</sub> monitoring characteristics	139
		5.3.24	Embedded reference voltage	139
		5.3.25	DAC electrical characteristics	139
		5.3.26	FSMC characteristics	142
		5.3.27	Camera interface (DCMI) timing specifications	161
		5.3.28	SD/SDIO MMC card host interface (SDIO) characteristics	162
		5.3.29	RTC characteristics	163
6	Packa	ige info	rmation	64
6	<b>Packa</b> 6.1		rmation   1     90 package information   1	
6		WLCSP		164
6	6.1	WLCSP LQFP64	90 package information	164 167
6	6.1 6.2	WLCSP LQFP64 LQPF10	90 package information	164 167 170
6	6.1 6.2 6.3	WLCSP LQFP64 LQPF10 LQFP14	90 package information 1 package information 1 0 package information 1	164 167 170 173
6	6.1 6.2 6.3 6.4	WLCSP LQFP64 LQPF10 LQFP14 UFBGA	90 package information    1      package information    1      10 package information    1      .4 package information    1	164 167 170 173 177
6	6.1 6.2 6.3 6.4 6.5	WLCSP LQFP64 LQPF10 LQFP14 UFBGA LQFP17	90 package information    1      • package information    1      •0 package information    1      •4 package information    1      •176+25 package information    1	164 167 170 173 177 180
6 7	<ul> <li>6.1</li> <li>6.2</li> <li>6.3</li> <li>6.4</li> <li>6.5</li> <li>6.6</li> <li>6.7</li> </ul>	WLCSP LQFP64 LQPF10 LQFP14 UFBGA LQFP17 Therma	90 package information    1      • package information    1      •0 package information    1      •4 package information    1      •176+25 package information    1      •6 package information    1	164 167 170 173 177 180 184
7	6.1 6.2 6.3 6.4 6.5 6.6 6.7 <b>Part n</b>	WLCSP LQFP64 LQFP14 UFBGA LQFP17 Therma	90 package information    1      • package information    1      •0 package information    1      •4 package information    1      •176+25 package information    1      •6 package information    1      •76 package information    1      •76 package information    1      •76 package information    1      •76 package information    1	164 167 170 173 177 180 184
7	6.1 6.2 6.3 6.4 6.5 6.6 6.7 <b>Part n</b>	WLCSP LQFP64 LQFP14 UFBGA LQFP17 Therma	90 package information       1         package information       1         10 package information       1         14 package information       1         176+25 package information       1         176 package information       1         16 package information       1         176 hackage information       1         177 hackage information       1         178 hackage information       1         179 hackage information       1         170 hackage information       1         176 hackage information       1	164 167 170 173 177 180 184 1 <b>85</b>
7	6.1 6.2 6.3 6.4 6.5 6.6 6.7 <b>Part n</b> <b>x A Ag</b> A.1	WLCSP LQFP64 LQFP14 UFBGA LQFP17 Therma	90 package information       1         package information       1         10 package information       1         14 package information       1         176+25 package information       1         16 package information       1         16 package information       1         16 package information       1         16 package information       1         176+25 package information       1         16 package information       1         176 package information       1         1 characteristics       1         1 ng       1         1 on block diagrams       1         1 G full speed (FS) interface solutions       1	164 167 170 173 177 180 184 <b>85</b> 186
7	6.1 6.2 6.3 6.4 6.5 6.6 6.7 <b>Part n</b> <b>A.1</b> A.2	WLCSP LQFP64 LQFP14 UFBGA LQFP17 Therma <b>Dumberi</b> <b>Dicati</b> USB 01 USB 01	90 package information       1         9 package information       1         9 package information       1         9 package information       1         9 package information       1         176+25 package information       1         176+25 package information       1         16 package information       1         176 package information       1         16 package information       1         176 formation       1         176 full speed (FS) interface solutions       1         176 full speed (HS) interface solutions       1         176 high speed (HS) interface solutions       1	164 167 170 173 177 180 184 186 186 188
7	6.1 6.2 6.3 6.4 6.5 6.6 6.7 <b>Part n</b> <b>x A Ag</b> A.1	WLCSP LQFP64 LQFP14 UFBGA LQFP17 Therma <b>Dumberi</b> <b>Dicati</b> USB 01 USB 01	90 package information       1         package information       1         10 package information       1         14 package information       1         176+25 package information       1         16 package information       1         16 package information       1         16 package information       1         16 package information       1         176+25 package information       1         16 package information       1         176 package information       1         1 characteristics       1         1 ng       1         1 on block diagrams       1         1 G full speed (FS) interface solutions       1	164 167 170 173 177 180 184 186 186 188





#### Figure 2. Compatible board design STM32F10xx/STM32F2/STM32F40xxx for LQFP100 package

Figure 3. Compatible board design between STM32F10xx/STM32F2/STM32F40xxx for LQFP144 package



DocID022152 Rev 8

## 2.2.5 CRC (cyclic redundancy check) calculation unit

The CRC (cyclic redundancy check) calculation unit is used to get a CRC code from a 32-bit data word and a fixed generator polynomial.

Among other applications, CRC-based techniques are used to verify data transmission or storage integrity. In the scope of the EN/IEC 60335-1 standard, they offer a means of verifying the Flash memory integrity. The CRC calculation unit helps compute a software signature during runtime, to be compared with a reference signature generated at link-time and stored at a given memory location.

## 2.2.6 Embedded SRAM

All STM32F40xxx products embed:

Up to 192 Kbytes of system SRAM including 64 Kbytes of CCM (core coupled memory) data RAM

RAM memory is accessed (read/write) at CPU clock speed with 0 wait states.

4 Kbytes of backup SRAM

This area is accessible only from the CPU. Its content is protected against possible unwanted write accesses, and is retained in Standby or VBAT mode.

## 2.2.7 Multi-AHB bus matrix

The 32-bit multi-AHB bus matrix interconnects all the masters (CPU, DMAs, Ethernet, USB HS) and the slaves (Flash memory, RAM, FSMC, AHB and APB peripherals) and ensures a seamless and efficient operation even when several high-speed peripherals work simultaneously.



## 2.2.9 Flexible static memory controller (FSMC)

The FSMC is embedded in the STM32F405xx and STM32F407xx family. It has four Chip Select outputs supporting the following modes: PCCard/Compact Flash, SRAM, PSRAM, NOR Flash and NAND Flash.

Functionality overview:

- Write FIFO
- Maximum FSMC\_CLK frequency for synchronous accesses is 60 MHz.

#### LCD parallel interface

The FSMC can be configured to interface seamlessly with most graphic LCD controllers. It supports the Intel 8080 and Motorola 6800 modes, and is flexible enough to adapt to specific LCD interfaces. This LCD parallel interface capability makes it easy to build cost-effective graphic applications using LCD modules with embedded controllers or high performance solutions using external controllers with dedicated acceleration.

## 2.2.10 Nested vectored interrupt controller (NVIC)

The STM32F405xx and STM32F407xx embed a nested vectored interrupt controller able to manage 16 priority levels, and handle up to 82 maskable interrupt channels plus the 16 interrupt lines of the Cortex<sup>®</sup>-M4 with FPU core.

- Closely coupled NVIC gives low-latency interrupt processing
- Interrupt entry vector table address passed directly to the core
- Allows early processing of interrupts
- Processing of late arriving, higher-priority interrupts
- Support tail chaining
- Processor state automatically saved
- Interrupt entry restored on interrupt exit with no instruction overhead

This hardware block provides flexible interrupt management features with minimum interrupt latency.

## 2.2.11 External interrupt/event controller (EXTI)

The external interrupt/event controller consists of 23 edge-detector lines used to generate interrupt/event requests. Each line can be independently configured to select the trigger event (rising edge, falling edge, both) and can be masked independently. A pending register maintains the status of the interrupt requests. The EXTI can detect an external line with a pulse width shorter than the Internal APB2 clock period. Up to 140 GPIOs can be connected to the 16 external interrupt lines.

## 2.2.12 Clocks and startup

On reset the 16 MHz internal RC oscillator is selected as the default CPU clock. The 16 MHz internal RC oscillator is factory-trimmed to offer 1% accuracy over the full temperature range. The application can then select as system clock either the RC oscillator or an external 4-26 MHz clock source. This clock can be monitored for failure. If a failure is detected, the system automatically switches back to the internal RC oscillator and a software interrupt is generated (if enabled). This clock source is input to a PLL thus allowing to increase the frequency up to 168 MHz. Similarly, full interrupt management of the PLL



DocID022152 Rev 8

Standby mode, the SRAM and register contents are lost except for registers in the backup domain and the backup SRAM when selected.

The device exits the Standby mode when an external reset (NRST pin), an IWDG reset, a rising edge on the WKUP pin, or an RTC alarm / wakeup / tamper /time stamp event occurs.

The standby mode is not supported when the embedded voltage regulator is bypassed and the  $V_{12}$  domain is controlled by an external power.

## 2.2.20 V<sub>BAT</sub> operation

The  $V_{BAT}$  pin allows to power the device  $V_{BAT}$  domain from an external battery, an external supercapacitor, or from  $V_{DD}$  when no external battery and an external supercapacitor are present.

 $V_{BAT}$  operation is activated when  $V_{DD}$  is not present.

The V<sub>BAT</sub> pin supplies the RTC, the backup registers and the backup SRAM.

Note: When the microcontroller is supplied from  $V_{BAT}$ , external interrupts and RTC alarm/events do not exit it from  $V_{BAT}$  operation.

When PDR\_ON pin is not connected to  $V_{DD}$  (internal reset OFF), the  $V_{BAT}$  functionality is no more available and  $V_{BAT}$  pin should be connected to  $V_{DD}$ .

## 2.2.21 Timers and watchdogs

The STM32F405xx and STM32F407xx devices include two advanced-control timers, eight general-purpose timers, two basic timers and two watchdog timers.

All timer counters can be frozen in debug mode.

*Table 4* compares the features of the advanced-control, general-purpose and basic timers.

Timer type	Timer	Counter resolution	Counter type	Prescaler factor	DMA request generation	Capture/ compare channels	ompare complemen-		Max timer clock (MHz)
Advanceo -control	TIM1, TIM8	16-bit	Up, Down, Up/down	Any integer between 1 and 65536	Yes	4	Yes	84	168

Table 4. Timer feature comparison



	I	Pin r	numb							definitions (continued)	
LQFP64	WLCSP90	LQFP100	LQFP144	UFBGA176	LQFP176	Pin name (function after reset) <sup>(1)</sup>	Pin type	I / O structure	Notes	Alternate functions	Additional functions
55	B6	89	133	A10	161	PB3 (JTDO/ TRACESWO)	I/O	FT	-	JTDO/ TRACESWO/ SPI3_SCK / I2S3_CK / TIM2_CH2 / SPI1_SCK/ EVENTOUT	_
56	A6	90	134	A9	162	PB4 (NJTRST)	I/O	FT	-	NJTRST/ SPI3_MISO / TIM3_CH1 / SPI1_MISO / I2S3ext_SD/ EVENTOUT	-
57	D7	91	135	A6	163	PB5	I/O	FT	-	I2C1_SMBA/ CAN2_RX / OTG_HS_ULPI_D7 / ETH_PPS_OUT/TIM3_CH2 / SPI1_MOSI/ SPI3_MOSI / DCMI_D10 / I2S3_SD/ EVENTOUT	-
58	C7	92	136	В6	164	PB6	I/O	FT	-	I2C1_SCL/ TIM4_CH1 / CAN2_TX / DCMI_D5/USART1_TX/ EVENTOUT	-
59	В7	93	137	В5	165	PB7	I/O	FT	-	I2C1_SDA / FSMC_NL / DCMI_VSYNC / USART1_RX/ TIM4_CH2/ EVENTOUT	-
60	A7	94	138	D6	166	BOOT0	Ι	В	-	-	V <sub>PP</sub>
61	D8	95	139	A5	167	PB8	I/O	FT	-	TIM4_CH3/SDIO_D4/ TIM10_CH1 / DCMI_D6 / ETH_MII_TXD3 / I2C1_SCL/ CAN1_RX/ EVENTOUT	-
62	C8	96	140	B4	168	PB9	I/O	FT	- SDIO_D5 / DCMI_D7 / IIM4_CH4/ TIM11_CH1/ - SDIO_D5 / DCMI_D7 / I2C1_SDA / CAN1_TX/ EVENTOUT		-
-	-	97	141	A4	169	PE0	I/O	FT	-	TIM4_ETR / FSMC_NBL0 / DCMI_D2/ EVENTOUT	-
-	-	98	142	A3	170	PE1	I/O	FT	-	FSMC_NBL1 / DCMI_D3/ EVENTOUT	-
63	-	99	-	D5	-	$V_{SS}$	S	-	-	-	-



				M/1 00 D00		
Pins <sup>(1)</sup>	CF	NOR/PSRAM/ SRAM	NOR/PSRAM Mux	NAND 16 bit	LQFP100 <sup>(2)</sup>	WLCSP90 (2)
PG2	-	A12	-	-	-	-
PG3	-	A13	-	-	-	-
PG4	-	A14	-	-	-	-
PG5	-	A15	-	-	-	-
PG6	-	-	-	INT2	-	-
PG7	-	-	-	INT3	-	-
PD0	D2	D2	DA2	D2	Yes	Yes
PD1	D3	D3	DA3	D3	Yes	Yes
PD3	-	CLK	CLK	-	Yes	-
PD4	NOE	NOE	NOE	NOE	Yes	Yes
PD5	NWE	NWE	NWE	NWE	Yes	Yes
PD6	NWAIT	NWAIT	NWAIT	NWAIT	Yes	Yes
PD7	-	NE1	NE1	NCE2	Yes	Yes
PG9	-	NE2	NE2	NCE3	-	-
PG10	NCE4_1	NE3	NE3	-	-	-
PG11	NCE4_2	-	-	-	-	-
PG12	-	NE4	NE4	-	-	-
PG13	-	A24	A24	-	-	-
PG14	-	A25	A25	-	-	-
PB7	-	NADV	NADV	-	Yes	Yes
PE0	-	NBL0	NBL0	-	Yes	-
PE1	-	NBL1	NBL1	-	Yes	-

Table 8. FSMC pin definition (continued)

1. Full FSMC features are available on LQFP144, LQFP176, and UFBGA176. The features available on smaller packages are given in the dedicated package column.

2. Ports F and G are not available in devices delivered in 100-pin packages.




Bus	Boundary address	Peripheral
	0x4000 7800 - 0x4000 7FFF	Reserved
	0x4000 7400 - 0x4000 77FF	DAC
	0x4000 7000 - 0x4000 73FF	PWR
	0x4000 6C00 - 0x4000 6FFF	Reserved
	0x4000 6800 - 0x4000 6BFF	CAN2
	0x4000 6400 - 0x4000 67FF	CAN1
	0x4000 6000 - 0x4000 63FF	Reserved
	0x4000 5C00 - 0x4000 5FFF	I2C3
	0x4000 5800 - 0x4000 5BFF	I2C2
	0x4000 5400 - 0x4000 57FF	I2C1
	0x4000 5000 - 0x4000 53FF	UART5
	0x4000 4C00 - 0x4000 4FFF	UART4
	0x4000 4800 - 0x4000 4BFF	USART3
	0x4000 4400 - 0x4000 47FF	USART2
	0x4000 4000 - 0x4000 43FF	I2S3ext
APB1	0x4000 3C00 - 0x4000 3FFF	SPI3 / I2S3
	0x4000 3800 - 0x4000 3BFF	SPI2 / I2S2
	0x4000 3400 - 0x4000 37FF	I2S2ext
	0x4000 3000 - 0x4000 33FF	IWDG
	0x4000 2C00 - 0x4000 2FFF	WWDG
	0x4000 2800 - 0x4000 2BFF	RTC & BKP Registers
	0x4000 2400 - 0x4000 27FF	Reserved
	0x4000 2000 - 0x4000 23FF	TIM14
	0x4000 1C00 - 0x4000 1FFF	TIM13
	0x4000 1800 - 0x4000 1BFF	TIM12
	0x4000 1400 - 0x4000 17FF	TIM7
	0x4000 1000 - 0x4000 13FF	TIM6
	0x4000 0C00 - 0x4000 0FFF	TIM5
	0x4000 0800 - 0x4000 0BFF	TIM4
	0x4000 0400 - 0x4000 07FF	TIM3
	0x4000 0000 - 0x4000 03FF	TIM2

Table 10. register boundary addresses (continued)



## 5.1.7 Current consumption measurement



#### Figure 22. Current consumption measurement scheme

## 5.2 Absolute maximum ratings

Stresses above the absolute maximum ratings listed in *Table 11: Voltage characteristics*, *Table 12: Current characteristics*, and *Table 13: Thermal characteristics* may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these conditions is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability. Device mission profile (application conditions) is compliant with JEDEC JESD47 Qualification Standard, extended mission profiles are available on demand.

Symbol	Ratings	Min	Max	Unit
$V_{DD}-V_{SS}$	External main supply voltage (including $V_{DDA}$ , $V_{DD}$ ) <sup>(1)</sup> -0.3 4.0		4.0	
V	Input voltage on five-volt tolerant pin <sup>(2)</sup>		V <sub>DD</sub> +4	V
V <sub>IN</sub>	Input voltage on any other pin	V <sub>SS</sub> -0.3	4.0	
ΔV <sub>DDx</sub>	Variations between different V <sub>DD</sub> power pins	-	50	
V <sub>SSX</sub> -V <sub>SS</sub>	Variations between all the different ground pins including $V_{REF-}$	-	50	mV
V <sub>ESD(HBM)</sub>	Electrostatic discharge voltage (human body model)	see Section 5.3.14: Absolute maximum ratings (electrical sensitivity)		

#### Table 11. Voltage characteristics

 All main power (V<sub>DD</sub>, V<sub>DDA</sub>) and ground (V<sub>SS</sub>, V<sub>SSA</sub>) pins must always be connected to the external power supply, in the permitted range.

2. V<sub>IN</sub> maximum value must always be respected. Refer to *Table 12* for the values of the maximum allowed injected current.



Symbol	Parameter	Conditions	Min	Тур	Max	Unit	
eymser				.96	max	•	
	Regulator ON: 1.2 V internal voltage on	VOS bit in PWR_CR register = 0 <sup>(1)</sup> Max frequency 144MHz	1.08	1.14	1.20	V	
V <sub>12</sub>	$V_{CAP_1}/V_{CAP_2}$ pins	VOS bit in PWR_CR register= 1 Max frequency 168MHz	1.20	1.26	1.32	V	
12	Regulator OFF:	Max frequency 144MHz	1.10	1.14	1.20	V	
	1.2 V external voltage must be supplied from external regulator on $V_{CAP_1}/V_{CAP_2}$ pins	Max frequency 168MHz	1.20	1.26	1.30	V	
	Input voltage on RST and FT	$2 \text{ V} \leq \text{V}_{\text{DD}} \leq 3.6 \text{ V}$	-0.3	-	5.5		
	pins <sup>(6)</sup>	$V_{DD} \le 2 V$	-0.3	-	5.2		
V <sub>IN</sub>	Input voltage on TTa pins	-	-0.3	-	V <sub>DDA</sub> + 0.3	V	
	Input voltage on B pin	-	-	-	5.5		
		LQFP64	-	-	435	mW	
	Power dissipation at $T_A = 85 \degree C$ for suffix 6 or $T_A = 105 \degree C$ for suffix 7 <sup>(7)</sup>	LQFP100	-	-	465		
P		LQFP144	-	-	500		
$P_D$		LQFP176	-	-	526		
		UFBGA176	-	-	513		
		WLCSP90	-	-	543		
	Ambient temperature for 6 suffix	Maximum power dissipation	-40	-	85	°C	
т.	version	Low-power dissipation <sup>(8)</sup>	-40	-	105		
ΤΑ	Ambient temperature for 7 suffix	Maximum power dissipation	-40	-	105	°C	
	version	Low-power dissipation <sup>(8)</sup>	-40	-	125	U	
ТJ		6 suffix version	-40	-	105	°C	
IJ	Junction temperature range	7 suffix version	-40	-	125	U	

Table 14. Genera	l operating	conditions	(continued)
------------------	-------------	------------	-------------

1. The average expected gain in power consumption when VOS = 0 compared to VOS = 1 is around 10% for the whole temperature range, when the system clock frequency is between 30 and 144 MHz.

 V<sub>DD</sub>/V<sub>DDA</sub> minimum value of 1.7 V is obtained when the device operates in reduced temperature range, and with the use of an external power supply supervisor (refer to Section : Internal reset OFF).

3. When the ADC is used, refer to *Table 67: ADC characteristics*.

4. If V<sub>REF+</sub> pin is present, it must respect the following condition: V<sub>DDA</sub>-V<sub>REF+</sub> < 1.2 V.

5. It is recommended to power  $V_{DD}$  and  $V_{DDA}$  from the same source. A maximum difference of 300 mV between  $V_{DD}$  and  $V_{DDA}$  can be tolerated during power-up and power-down operation.

6. To sustain a voltage higher than  $V_{DD}$ +0.3, the internal pull-up and pull-down resistors must be disabled.

7. If  $T_A$  is lower, higher  $\mathsf{P}_D$  values are allowed as long as  $T_J$  does not exceed  $T_{Jmax}$ 

8. In low-power dissipation state,  $T_A$  can be extended to this range as long as  $T_J$  does not exceed  $T_{Jmax}$ .



floating pins, they must either be configured in analog mode, or forced internally to a definite digital value. This can be done either by using pull-up/down resistors or by configuring the pins in output mode.

I/O dynamic current consumption

In addition to the internal peripheral current consumption measured previously (see *Table 28: Peripheral current consumption*), the I/Os used by an application also contribute to the current consumption. When an I/O pin switches, it uses the current from the MCU supply voltage to supply the I/O pin circuitry and to charge/discharge the capacitive load (internal or external) connected to the pin:

$$I_{SW} = V_{DD} \times f_{SW} \times C$$

where

 ${\rm I}_{\rm SW}$  is the current sunk by a switching I/O to charge/discharge the capacitive load

 $V_{DD}$  is the MCU supply voltage

 $f_{\mbox{SW}}$  is the I/O switching frequency

C is the total capacitance seen by the I/O pin: C =  $C_{INT}$ +  $C_{EXT}$ 

The test pin is configured in push-pull output mode and is toggled by software at a fixed frequency.



	-	I <sub>DD</sub> (1	Гур) <sup>(1)</sup>	
Perip	bheral	Scale1 (up t 168 MHz)	Scale2 (up to 144 MHz)	Unit
	OTG_FS	26.45	26.67	
AHB2 (up to 168 MHz)	DCMI	5.87	5.35	μA/MHz
	RNG	1.50	1.67	
AHB3 (up to 168 MHz)	FSMC	12.46	11.31	µA/MHz
Bus m	atrix <sup>(2)</sup>	13.10	11.81	µA/MHz
	TIM2	16.71	16.50	
	TIM3	12.33	11.94	
	TIM4	13.45	12.92	
	TIM5	17.14	16.58	
	TIM6	2.43	3.06	
	TIM7	2.43	2.22	
	TIM12	6.62	6.83	-
	TIM13	5.05	5.47	
	TIM14	5.26	5.61	
	PWR	1.00	0.56	
	USART2	2.69	2.78	
	USART3	2.74	2.78	
APB1 (up to 42 MHz)	UART4	3.24	3.33	µA/MH:
	UART5	2.69	2.78	
	I2C1	2.67	2.50	
	I2C2	2.83	2.78	
	I2C3	2.81	2.78	
	SPI2	2.43	2.22	
	SPI3	2.43	2.22	
	I2S2 <sup>(3)</sup>	2.43	2.22	
	I2S3 <sup>(3)</sup>	2.26	2.22	
	CAN1	5.12	5.56	
	CAN2	4.81	5.28	
	DAC <sup>(4)</sup>	1.67	1.67	
	WWDG	1.00	0.83	1

 Table 28. Peripheral current consumption (continued)






Figure 33. Typical application with a 32.768 kHz crystal

## 5.3.9 Internal clock source characteristics

The parameters given in *Table 34* and *Table 35* are derived from tests performed under ambient temperature and  $V_{DD}$  supply voltage conditions summarized in *Table 14*.

#### High-speed internal (HSI) RC oscillator

Symbol	Parameter	Conditions	Min	Тур	Max	Unit				
f <sub>HSI</sub>	Frequency	-	-	16	-	MHz				
400	HSI user trimming step <sup>(2)</sup>	-	-	-	1	%				
		$T_A = -40$ to 105 °C <sup>(3)</sup>	-8	-	4.5	%				
ACC <sub>HSI</sub>	Accuracy of the HSI oscillator	$T_A = -10$ to 85 °C <sup>(3)</sup>	-4	-	4	%				
		$T_A = 25 \ ^{\circ}C^{(4)}$	-1	-	1	%				
t <sub>su(HSI)</sub> <sup>(2)</sup>	HSI oscillator startup time	-	-	2.2	4	μs				
I <sub>DD(HSI)</sub> <sup>(2)</sup>	HSI oscillator power consumption	-	-	60	80	μA				

Table 34. HSI oscillator characteristics <sup>(1)</sup>

1.  $V_{DD}$  = 3.3 V,  $T_A$  = -40 to 105 °C unless otherwise specified.

2. Guaranteed by design.

3. Guaranteed by characterization.

4. Factory calibrated, parts not soldered.

#### Low-speed internal (LSI) RC oscillator

Table 35. LSI oscillator characteristics	(1	)
--	----	---

Symbol	Parameter	Min	Тур	Мах	Unit
f <sub>LSI</sub> <sup>(2)</sup>	Frequency	17	32	47	kHz
t <sub>su(LSI)</sub> <sup>(3)</sup>	LSI oscillator startup time	-	15	40	μs
I <sub>DD(LSI)</sub> <sup>(3)</sup>	LSI oscillator power consumption	-	0.4	0.6	μA

1.  $V_{DD}$  = 3 V,  $T_A$  = -40 to 105 °C unless otherwise specified.

2. Guaranteed by characterization.

3. Guaranteed by design.



## 5.3.18 TIM timer characteristics

The parameters given in Table 52 and Table 53 are guaranteed by design.

Refer to *Section 5.3.16: I/O port characteristics* for details on the input/output alternate function characteristics (output compare, input capture, external clock, PWM output).

Symbol	Parameter	Conditions	Min	Мах	Unit
		AHB/APB1	1	-	t <sub>TIMxCLK</sub>
t <sub>res(TIM)</sub>	Timer resolution time	prescaler distinct from 1, f <sub>TIMxCLK</sub> = 84 MHz	11.9	-	ns
		AHB/APB1	1	-	t <sub>TIMxCLK</sub>
		prescaler = 1, f <sub>TIMxCLK</sub> = 42 MHz	23.8	-	ns
f	Timer external clock	external clock		f <sub>TIMxCLK</sub> /2	MHz
f <sub>EXT</sub>	frequency on CH1 to CH4		0	42	MHz
Res <sub>TIM</sub>	Timer resolution		-	16/32	bit
	16-bit counter clock period when internal clock is selected		1	65536	t <sub>TIMxCLK</sub>
t		f <sub>TIMxCLK</sub> = 84 MHz APB1= 42 MHz	0.0119	780	μs
<sup>t</sup> COUNTER	32-bit counter clock		1	-	t <sub>TIMxCLK</sub>
	period when internal clock is selected		0.0119	51130563	μs
+	Maximum possible count		-	65536 × 65536	t <sub>TIMxCLK</sub>
<sup>t</sup> MAX_COUNT	Maximum possible count		-	51.1	S

Table 52. Characteristics of TIMx connected to the APB1 domain<sup>(1)</sup>

1. TIMx is used as a general term to refer to the TIM2, TIM3, TIM4, TIM5, TIM6, TIM7, and TIM12 timers.






Figure 67. PC Card/CompactFlash controller waveforms for I/O space write access

Table 83. Switching characteristics for PC Card/CF read and write cycles in attribute/common space  $^{(1)(2)}$ 

Symbol	Parameter	Min	Мах	Unit
t <sub>v(NCEx-A)</sub>	FSMC_Ncex low to FSMC_Ay valid	-	0	ns
t <sub>h(NCEx_AI)</sub>	FSMC_NCEx high to FSMC_Ax invalid	4	-	ns
t <sub>d(NREG-NCEx)</sub>	FSMC_NCEx low to FSMC_NREG valid	-	3.5	ns
t <sub>h(NCEx-NREG)</sub>	FSMC_NCEx high to FSMC_NREG invalid	T <sub>HCLK</sub> +4	-	ns
t <sub>d(NCEx-NWE)</sub>	FSMC_NCEx low to FSMC_NWE low	-	5T <sub>HCLK</sub> +0.5	ns
t <sub>d(NCEx-NOE)</sub>	FSMC_NCEx low to FSMC_NOE low	-	5T <sub>HCLK</sub> +0.5	ns
t <sub>w(NOE)</sub>	FSMC_NOE low width	8T <sub>HCLK</sub> –1	8T <sub>HCLK</sub> +1	ns
t <sub>d(NOE_NCEx)</sub>	FSMC_NOE high to FSMC_NCEx high	5T <sub>HCLK</sub> +2.5	-	ns
t <sub>su (D-NOE)</sub>	FSMC_D[15:0] valid data before FSMC_NOE high	4.5	-	ns
t <sub>h(N0E-D)</sub>	FSMC_N0E high to FSMC_D[15:0] invalid	3	-	ns
t <sub>w(NWE)</sub>	FSMC_NWE low width	8T <sub>HCLK</sub> –0.5	8T <sub>HCLK</sub> + 3	ns
t <sub>d(NWE_NCEx)</sub>	FSMC_NWE high to FSMC_NCEx high	5T <sub>HCLK</sub> –1	-	ns
t <sub>d(NCEx-NWE)</sub>	FSMC_NCEx low to FSMC_NWE low	-	5T <sub>HCLK</sub> + 1	ns
t <sub>v(NWE-D)</sub>	FSMC_NWE low to FSMC_D[15:0] valid	-	0	ns
t <sub>h</sub> (NWE-D)	FSMC_NWE high to FSMC_D[15:0] invalid	8T <sub>HCLK</sub> –1	-	ns
t <sub>d</sub> (D-NWE)	FSMC_D[15:0] valid before FSMC_NWE high	13T <sub>HCLK</sub> –1	-	ns

1. C<sub>L</sub> = 30 pF.

2. Guaranteed by characterization.



	package mechanical data						
Symbol		millimeters		inches <sup>(1)</sup>			
Symbol	Min	Тур	Мах	Min	Тур	Max	
А	0.540	0.570	0.600	0.0213	0.0224	0.0236	
A1	-	0.190	-	-	0.0075	-	
A2	-	0.380	-	-	0.0150	-	
A3 <sup>(2)</sup>	-	0.025	-	-	0.0010	-	
b <sup>(3)</sup>	0.240	0.270	0.300	0.0094	0.0106	0.0118	
D	4.188	4.223	4.258	0.1649	0.1663	0.1676	
E	3.934	3.969	4.004	0.1549	0.1563	0.1576	
е	-	0.400	-	-	0.0157	-	
e1	-	3.600	-	-	0.1417	-	
e2	-	3.200	-	-	0.1260	-	
F	-	0.3115	-	-	0.0123	-	
G	-	0.3845	-	-	0.0151	-	
aaa	-	0.100	-	-	0.0039	-	
bbb	-	0.100	-	-	0.0039	-	
ссс	-	0.100	-	-	0.0039	-	
ddd	-	0.050	-	-	0.0020	-	
eee	-	0.050	-	-	0.0020	-	


# Table 90. WLCSP90 - 4.223 x 3.969 mm, 0.400 mm pitch wafer level chip scale package mechanical data

1. Values in inches are converted from mm and rounded to 4 decimal digits.

2. Back side coating.

3. Dimension is measured at the maximum bump diameter parallel to primary datum Z.

# Figure 76. WLCSP90 - 4.223 x 3.969 mm, 0.400 mm pitch wafer level chip scale recommended footprint



#### **Device marking for LQFP64**

The following figure gives an example of topside marking and pin 1 position identifier location.

Other optional marking or inset/upset marks, which depend on supply chain operations, are not indicated below.





Figure 80. LPQF64 marking example (package top view)

 Parts marked as "ES", "E" or accompanied by an Engineering Sample notification letter, are not yet qualified and therefore not yet ready to be used in production and any consequences deriving from such usage will not be at ST charge. In no event, ST will be liable for any customer usage of these engineering samples in production. ST Quality has to be contacted prior to any decision to use these Engineering Samples to run qualification activity.



## 6.3 LQPF100 package information

Figure 81. LQFP100 - 100-pin, 14 x 14 mm low-profile quad flat package outline



1. Drawing is not to scale.

Table 93. LQPF100 – 100-pin, 14 x 14 mm low-profile quad flat package mechanical data<sup>(1)</sup>

Symbol		millimeters		inches		
Symbol	Min	Тур	Мах	Min	Тур	Мах
A	-	-	1.600	-	-	0.0630
A1	0.050	-	0.150	0.0020	-	0.0059
A2	1.350	1.400	1.450	0.0531	0.0551	0.0571
b	0.170	0.220	0.270	0.0067	0.0087	0.0106
С	0.090	-	0.200	0.0035	-	0.0079
D	15.800	16.000	16.200	0.6220	0.6299	0.6378
D1	13.800	14.000	14.200	0.5433	0.5512	0.5591
D3	-	12.000	-	-	0.4724	-
E	15.80	16.000	16.200	0.6220	0.6299	0.6378



# 7 Part numbering

Example:	STM32	F	405 R	E	Т	6	xxx
Device family							
STM32 = ARM-based 32-bit microcontroller							
Product type							
F = general-purpose							
Device subfamily							
405 = STM32F40xxx, connectivity			_				
407= STM32F40xxx, connectivity, camera interface, Ethernet							
Pin count							
R = 64 pins							
O = 90 pins							
V = 100 pins							
Z = 144 pins							
I = 176 pins							
Flash memory size							
E = 512 Kbytes of Flash memory							
G = 1024 Kbytes of Flash memory							
Package							
T = LQFP							
H = UFBGA							
Y = WLCSP							
Temperature range							
6 = Industrial temperature range, -40 to 85 °C.							
7 = Industrial temperature range, –40 to 105 °C.							
Options							

#### Table 99. Ordering information scheme

xxx = programmed parts

TR = tape and reel

For a list of available options (speed, package, etc.) or for further information on any aspect of this device, please contact your nearest ST sales office.



DocID022152 Rev 8

Date	Revision	Changes
Date 04-Jun-2013	Revision 4 (continued)	Changes Updated Figure 87: UFBGA176+25 ball, 10 x 10 mm, 0.65 mm pitch, ultra fine pitch ball grid array package outline Updated Table 95: UFBGA176+25 ball, 10 × 10 × 0.65 mm pitch, ultra thin fine pitch ball grid array mechanical data Updated Figure 5: STM32F40xxx block diagram Updated Section 2: Description Updated figure 3: Compatible board design between STM32F10xx/STM32F2/STM32F40xxx for LQFP144 package Updated Figure 4: Compatible board design between STM32F10xx/STM32F2/STM32F40xxx for LQFP144 package Updated Section 2.2.14: Power supply schemes Updated Section 2.2.15: Power supply schemes Updated Table 14: General operating conditions, including footnote <sup>(2)</sup> . Updated footnote <sup>(1)</sup> in Table 57: ADC characteristics. Updated footnote <sup>(1)</sup> in Table 67: ADC characteristics. Updated footnote <sup>(1)</sup> in Table 67: ADC characteristics. Updated footnote <sup>(2)</sup> in Table 68: ADC accuracy at fADC = 30 MHZ. Updated footnote <sup>(2)</sup> in Table 67: ADC characteristics. Updated Figure 9: Regulator OFF. Updated Figure 9: Regulator OFF. Updated Figure 9: Power supply supervisor interconnection with internal reset OFF. Added Section 2.2.17: Regulator ON/OFF and internal reset ON/OFF availability. Updated footnote <sup>(2)</sup> of Figure 21: Power supply scheme. Replaced respectively "12S3_WS" by "12S3_WS", "12S3_CK" by "12S3_CK" and "FSMC_BLN" by "FSMC_NBL1" in Table 9: Alternate function mapping. Added "EVENTOUT" as alternate function "AF15" for pin PC13, PC14, PC15, PH0, PH1, PI8 in Table 9: Alternate function mapping Replaced "DCML_12" by "DCML_D12" in Table 7: STM32F40xxx pin and ball definitions. Removed the following sentence from Section : 12C interface characteristics: "Unless otherwise specified, the parameters given in Table 56 are derived from tests performed under the ambient temperature, f <sub>PCLK1</sub> frequency and V <sub>DD</sub> supply voltage conditions summarized in Table 14.". In Table 7: STM32F40xxx pin and ball definitions on page 47: For pin PC13, replaced "RTC_AF2" by "RTC_TAMP1, RTC_TAMP1, RTC_TS". For pin PB15, added RTC_REFI

Table 100.	<b>Document revision</b>	history	(continued)
	Document revision	matory	(continueu)

