

Welcome to **E-XFL.COM** 

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Active
Core Processor	ARM® Cortex®-M4
Core Size	32-Bit Single-Core
Speed	168MHz
Connectivity	CANbus, DCMI, EBI/EMI, Ethernet, I <sup>2</sup> C, IrDA, LINbus, SPI, UART/USART, USB OTG
Peripherals	Brown-out Detect/Reset, DMA, I2S, LCD, POR, PWM, WDT
Number of I/O	140
Program Memory Size	1MB (1M x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	192K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.6V
Data Converters	A/D 24x12b; D/A 2x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	201-UFBGA
Supplier Device Package	176+25UFBGA (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/stmicroelectronics/stm32f407igh7

# List of tables

Table 1.	Device summary	2
Table 2.	STM32F405xx and STM32F407xx: features and peripheral counts	14
Table 3.	Regulator ON/OFF and internal reset ON/OFF availability	
Table 4.	Timer feature comparison	
Table 5.	USART feature comparison	
Table 6.	Legend/abbreviations used in the pinout table	
Table 7.	STM32F40xxx pin and ball definitions	
Table 8.	FSMC pin definition	
Table 9.	Alternate function mapping	
Table 10.	register boundary addresses	
Table 11.	Voltage characteristics	
Table 12.	Current characteristics	
Table 13.	Thermal characteristics	
Table 14.	General operating conditions	
Table 15.	Limitations depending on the operating power supply range	
Table 16.	VCAP_1/VCAP_2 operating conditions	
Table 17.	Operating conditions at power-up / power-down (regulator ON)	
Table 18.	Operating conditions at power-up / power-down (regulator OFF)	
Table 19.	Embedded reset and power control block characteristics	
Table 20.	Typical and maximum current consumption in Run mode, code with data processing	
	running from Flash memory (ART accelerator enabled) or RAM	85
Table 21.	Typical and maximum current consumption in Run mode, code with data processing	
	running from Flash memory (ART accelerator disabled)	86
Table 22.	Typical and maximum current consumption in Sleep mode	
Table 23.	Typical and maximum current consumptions in Stop mode	
Table 24.	Typical and maximum current consumptions in Standby mode	
Table 25.	Typical and maximum current consumptions in V <sub>BAT</sub> mode	
Table 26.	Typical current consumption in Run mode, code with data processing	
	running from Flash memory, regulator ON (ART accelerator enabled	
	except prefetch), V <sub>DD</sub> = 1.8 V	93
Table 27.	Switching output I/O current consumption	95
Table 28.	Peripheral current consumption	96
Table 29.	Low-power mode wakeup timings	99
Table 30.	High-speed external user clock characteristics	99
Table 31.	Low-speed external user clock characteristics	
Table 32.	HSE 4-26 MHz oscillator characteristics	. 101
Table 33.	LSE oscillator characteristics (f <sub>LSE</sub> = 32.768 kHz)	. 102
Table 34.	HSI oscillator characteristics	. 103
Table 35.	LSI oscillator characteristics	. 103
Table 36.	Main PLL characteristics	
Table 37.	PLLI2S (audio PLL) characteristics	. 105
Table 38.	SSCG parameters constraint	
Table 39.	Flash memory characteristics	
Table 40.	Flash memory programming	
Table 41.	Flash memory programming with VPP	
Table 42.	Flash memory endurance and data retention	
Table 43.	EMS characteristics	
Table 11	EMI characteristics	112



## 1 Introduction

This datasheet provides the description of the STM32F405xx and STM32F407xx lines of microcontrollers. For more details on the whole STMicroelectronics STM32<sup>™</sup> family, please refer to Section 2.1: Full compatibility throughout the family.

The STM32F405xx and STM32F407xx datasheet should be read in conjunction with the STM32F4xx reference manual which is available from the STMicroelectronics website <a href="https://www.st.com">www.st.com</a>.

For information on the Cortex<sup>®</sup>-M4 core, please refer to the Cortex<sup>®</sup>-M4 programming manual (PM0214) available from *www.st.com*.




Figure 11. Startup in regulator OFF mode: fast  $V_{DD}$  slope - power-down reset risen before  $V_{CAP\ 1}/V_{CAP\ 2}$  stabilization

- 1. This figure is valid both whatever the internal reset mode (ON or OFF).
- 2. PDR = 1.7 V for a reduced temperature range; PDR = 1.8 V for all temperature ranges.

## 2.2.17 Regulator ON/OFF and internal reset ON/OFF availability

rable of regulator of vort and internal recet of vort availability							
	Regulator ON	Regulator OFF	Internal reset ON	Internal reset OFF			
LQFP64 LQFP100	Yes	No	Yes	No			
LQFP144			.,	Yes			
WLCSP90 UFBGA176 LQFP176	Yes BYPASS_REG set to V <sub>SS</sub>	Yes BYPASS_REG set to V <sub>DD</sub>	Yes PDR_ON set to V <sub>DD</sub>	PDR_ON connected to an external power supply supervisor			

Table 3. Regulator ON/OFF and internal reset ON/OFF availability

## 2.2.18 Real-time clock (RTC), backup SRAM and backup registers

The backup domain of the STM32F405xx and STM32F407xx includes:

- The real-time clock (RTC)
- 4 Kbytes of backup SRAM
- 20 backup registers

The real-time clock (RTC) is an independent BCD timer/counter. Dedicated registers contain the second, minute, hour (in 12/24 hour), week day, date, month, year, in BCD (binary-coded decimal) format. Correction for 28, 29 (leap year), 30, and 31 day of the month are performed automatically. The RTC provides a programmable alarm and programmable periodic interrupts with wakeup from Stop and Standby modes. The sub-seconds value is also available in binary format.

It is clocked by a 32.768 kHz external crystal, resonator or oscillator, the internal low-power RC oscillator or the high-speed external clock divided by 128. The internal low-speed RC

Standby mode, the SRAM and register contents are lost except for registers in the backup domain and the backup SRAM when selected.

The device exits the Standby mode when an external reset (NRST pin), an IWDG reset, a rising edge on the WKUP pin, or an RTC alarm / wakeup / tamper /time stamp event occurs.

The standby mode is not supported when the embedded voltage regulator is bypassed and the  $V_{12}$  domain is controlled by an external power.

#### 2.2.20 V<sub>BAT</sub> operation

The  $V_{BAT}$  pin allows to power the device  $V_{BAT}$  domain from an external battery, an external supercapacitor, or from  $V_{DD}$  when no external battery and an external supercapacitor are present.

 $V_{BAT}$  operation is activated when  $V_{DD}$  is not present.

The V<sub>BAT</sub> pin supplies the RTC, the backup registers and the backup SRAM.

Note: When the microcontroller is supplied from  $V_{BAT}$ , external interrupts and RTC alarm/events do not exit it from  $V_{BAT}$  operation.

When PDR\_ON pin is not connected to  $V_{DD}$  (internal reset OFF), the  $V_{BAT}$  functionality is no more available and  $V_{BAT}$  pin should be connected to  $V_{DD}$ .

#### 2.2.21 Timers and watchdogs

The STM32F405xx and STM32F407xx devices include two advanced-control timers, eight general-purpose timers, two basic timers and two watchdog timers.

All timer counters can be frozen in debug mode.

*Table 4* compares the features of the advanced-control, general-purpose and basic timers.

Max Max **DMA** Capture/ Timer Counter Counter **Prescaler** Complemeninterface timer Timer request compare resolution factor tary output clock clock type type generation channels (MHz) (MHz) Up, **Any integer** Advanced TIM1. 168 16-bit between 1 4 Yes 84 Down, Yes TIM8 -control and 65536 Up/down

Table 4. Timer feature comparison

MS30402V1

10 2 8 7 PA14 VBAT PC13 PDR\_ON воото PB4 PD7 PD4 PC12 VDD PC14 PI1 VCAP\_2 PC15 VDD PB3 PD6 PD2 PA15 PB7 В С PA0 VSS PB9 PB6 PD5 PD1 PC11 PI0 PA12 PA11 BYPASS REG PA13 PB8 PD0 PC10 PA10 PA8 PC3 Е PC0 VSS VDD VSS VDD PC9 PC8 PC7 VSS F PH0 PH1 VDD PE10 PE14 VCAP\_1 PD14 PD15 PC6 PA1 G NRST VDDA PB0 PE7 PE13 PE15 PD10 PD11 Н VSSA PA6 PB1 PE12 PB10 PD9 PB15 PB2 PE9 PE11 PB11 PB12 PB14 PB13 PA7

Figure 17. STM32F40xxx WLCSP90 ballout

Table 6. Legend/abbreviations used in the pinout table

Name	Abbreviation	Definition					
Pin name		ess otherwise specified in brackets below the pin name, the pin function during and after t is the same as the actual pin name					
	S	Supply pin					
Pin type	I	Input only pin					
	I/O	Input / output pin					
	FT	5 V tolerant I/O					
I/O structure	TTa	3.3 V tolerant I/O directly connected to ADC					
i/O structure	В	Dedicated BOOT0 pin					
	RST	Bidirectional reset pin with embedded weak pull-up resistor					
Notes	Unless otherwise	specified by a note, all I/Os are set as floating inputs during and after reset					
Alternate functions	Functions selected	d through GPIOx_AFR registers					
Additional functions	Functions directly	unctions directly selected/enabled through peripheral registers					

<sup>1.</sup> This figure shows the package bump view.

Table 7. STM32F40xxx pin and ball definitions (continued)

	Pin number										
LQFP64	WLCSP90	LQFP100	LQFP144	UFBGA176	LQFP176	Pin name (function after reset) <sup>(1)</sup>	Pin type	I / O structure	Notes	Alternate functions	Additional functions
	D9			L4	48	BYPASS_REG	I	FT	-	-	-
19	E4	28	39	K4	49	$V_{DD}$	S	-	-	-	-
20	J9	29	40	N4	50	PA4	I/O	ТТа	(4)	SPI1_NSS / SPI3_NSS / USART2_CK / DCMI_HSYNC / OTG_HS_SOF/ I2S3_WS/ EVENTOUT	ADC12_IN4 /DAC_OUT1
21	G8	30	41	P4	51	PA5	I/O	ТТа	(4)	SPI1_SCK/ OTG_HS_ULPI_CK / TIM2_CH1_ETR/ TIM8_CH1N/ EVENTOUT	ADC12_IN5/DAC_ OUT2
22	Н8	31	42	P3	52	PA6	I/O	FT	(4)	SPI1_MISO / TIM8_BKIN/TIM13_CH1 / DCMI_PIXCLK / TIM3_CH1 / TIM1_BKIN/ EVENTOUT	ADC12_IN6
23	J8	32	43	R3	53	PA7	I/O	FT	(4)	SPI1_MOSI/TIM8_CH1N / TIM14_CH1/TIM3_CH2/ ETH_MII_RX_DV / TIM1_CH1N / ETH_RMII_CRS_DV/ EVENTOUT	ADC12_IN7
24	-	33	44	N5	54	PC4	I/O	FT	(4)	ETH_RMII_RX_D0 / ETH_MII_RX_D0/ EVENTOUT	ADC12_IN14
25	-	34	45	P5	55	PC5	I/O	FT	(4)	ETH_RMII_RX_D1 / ETH_MII_RX_D1/ EVENTOUT	ADC12_IN15
26	G7	35	46	R5	56	PB0	I/O	FT	(4)	TIM3_CH3 / TIM8_CH2N/ OTG_HS_ULPI_D1/ ETH_MII_RXD2 / TIM1_CH2N/ EVENTOUT	ADC12_IN8
27	H7	36	47	R4	57	PB1	I/O	FT	(4)	TIM3_CH4 / TIM8_CH3N/ OTG_HS_ULPI_D2/ ETH_MII_RXD3 / TIM1_CH3N/ EVENTOUT	ADC12_IN9
28	J7	37	48	M6	58	PB2/BOOT1 (PB2)	I/O	FT	-	EVENTOUT	-

#### 5.1.7 Current consumption measurement

IDD\_VBAT VBAT VDDA

Figure 22. Current consumption measurement scheme

## 5.2 Absolute maximum ratings

Stresses above the absolute maximum ratings listed in *Table 11: Voltage characteristics*, *Table 12: Current characteristics*, and *Table 13: Thermal characteristics* may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these conditions is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability. Device mission profile (application conditions) is compliant with JEDEC JESD47 Qualification Standard, extended mission profiles are available on demand.

Symbol	Ratings	Min	Max	Unit
$V_{DD}$ – $V_{SS}$	External main supply voltage (including $V_{DDA}$ , $V_{DD}$ ) <sup>(1)</sup>	-0.3	4.0	
V <sub>IN</sub>	Input voltage on five-volt tolerant pin <sup>(2)</sup>	V <sub>SS</sub> -0.3	V <sub>DD</sub> +4	V
VIN	Input voltage on any other pin	V <sub>SS</sub> -0.3	4.0	
ΔV <sub>DDx</sub>	Variations between different V <sub>DD</sub> power pins	-	50	
V <sub>SSX</sub> -V <sub>SS</sub>	Variations between all the different ground nine		50	mV
V <sub>ESD(HBM)</sub>	Electrostatic discharge voltage (human body model)	see Section 5.3.14: Absolute maximum ratings (electrical sensitivity)		

Table 11. Voltage characteristics

All main power (V<sub>DD</sub>, V<sub>DDA</sub>) and ground (V<sub>SS</sub>, V<sub>SSA</sub>) pins must always be connected to the external power supply, in the permitted range.

V<sub>IN</sub> maximum value must always be respected. Refer to Table 12 for the values of the maximum allowed injected current.

Figure 26. Typical current consumption versus temperature, Run mode, code with data processing running from Flash (ART accelerator OFF) or RAM, and peripherals OFF





Figure 27. Typical current consumption versus temperature, Run mode, code with data processing running from Flash (ART accelerator OFF) or RAM, and peripherals ON



#### On-chip peripheral current consumption

The current consumption of the on-chip peripherals is given in *Table 28*. The MCU is placed under the following conditions:

- At startup, all I/O pins are configured as analog pins by firmware.
- All peripherals are disabled unless otherwise mentioned
- The code is running from Flash memory and the Flash memory access time is equal to 5 wait states at 168 MHz.
- The code is running from Flash memory and the Flash memory access time is equal to 4 wait states at 144 MHz, and the power scale mode is set to 2.
- The ART accelerator is ON.
- The given value is calculated by measuring the difference of current consumption
  - with all peripherals clocked off
  - with one peripheral clocked on (with only the clock applied)
- When the peripherals are enabled: HCLK is the system clock, f<sub>PCLK1</sub> = f<sub>HCLK</sub>/4, and f<sub>PCLK2</sub> = f<sub>HCLK</sub>/2.
- The typical values are obtained for  $V_{DD}$  = 3.3 V and  $T_A$ = 25 °C, unless otherwise specified.

Table 28. Peripheral current consumption

		I <sub>DD</sub> (7	<sup>-</sup> yp) <sup>(1)</sup>	
Peripheral		Scale1 (up t 168 MHz)	Scale2 (up to 144 MHz)	Unit
	GPIOA	2.70	2.40	
	GPIOB	2.50	2.22	
	GPIOC	2.54	2.28	]
	GPIOD	2.55	2.28	]
	GPIOE	2.68	2.40	]
	GPIOF	2.53	2.28	
	GPIOG	2.51	2.22	]
	GPIOH	2.51	2.22	]
AHB1	GPIOI	2.50	2.22	μΑ/MHz
(up to 168 MHz)	OTG_HS+ULPI	28.33	25.38	]
	CRC	0.41	0.40	]
	BKPSRAM	0.63	0.58	
	DMA1	37.44	33.58	]
	DMA2	37.69	33.93	]
	ETH_MAC ETH_MAC_TX ETH_MAC_RX ETH_MAC_PTP	20.43	18.39	




Figure 36. PLL output clock waveforms in down spread mode

## 5.3.12 Memory characteristics

### Flash memory

The characteristics are given at  $T_A$  = -40 to 105 °C unless otherwise specified.

The devices are shipped to customers with the Flash memory erased.

Table 39. Flash memory characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
		Write / Erase 8-bit mode, V <sub>DD</sub> = 1.8 V	/ - 5 -		-	
$I_{DD}$	Supply current	Write / Erase 16-bit mode, $V_{DD}$ = 2.1 V	-	8	-	mA
		Write / Erase 32-bit mode, V <sub>DD</sub> = 3.3 V	-	12	-	

Table 40. Flash memory programming

Symbol	Parameter	Conditions	Min <sup>(1)</sup>	Тур	Max <sup>(1)</sup>	Unit	
t <sub>prog</sub>	Word programming time $Program/erase parallelism (PSIZE) = x 8/16/32$		-	16	100 <sup>(2)</sup>	μs	
		Program/erase parallelism (PSIZE) = x 8	-	400	800		
t <sub>ERASE16KB</sub>	Sector (16 KB) erase time	Program/erase parallelism (PSIZE) = x 16	-	300	600	ms	
		Program/erase parallelism (PSIZE) = x 32	-	250	500		
	Sector (64 KB) erase time	Program/erase parallelism (PSIZE) = x 8	-	1200	2400		
t <sub>ERASE64KB</sub>		Program/erase parallelism (PSIZE) = x 16	-	700	1400	ms	
		Program/erase parallelism (PSIZE) = x 32	-	550	1100		

#### **USB OTG FS characteristics**

This interface is present in both the USB OTG HS and USB OTG FS controllers.

Table 57. USB OTG FS startup time

Symbol	Parameter	Max	Unit
t <sub>STARTUP</sub> <sup>(1)</sup>	USB OTG FS transceiver startup time	1	μs

<sup>1.</sup> Guaranteed by design.

Table 58. USB OTG FS DC electrical characteristics

Symbol		Parameter	Conditions	Min. <sup>(1)</sup>	Тур.	Max. <sup>(1)</sup>	Unit
	$V_{DD}$	USB OTG FS operating voltage	-	3.0 <sup>(2)</sup>	-	3.6	V
Input	V <sub>DI</sub> <sup>(3)</sup>	Differential input sensitivity	I(USB_FS_DP/DM, USB_HS_DP/DM)	0.2	-	-	
levels	V <sub>CM</sub> <sup>(3)</sup>	Differential common mode range	Includes V <sub>DI</sub> range	0.8	-	2.5	V
	V <sub>SE</sub> <sup>(3)</sup>	Single ended receiver threshold	-	1.3	-	2.0	
Output	$V_{OL}$	Static output level low	$R_L$ of 1.5 k $\Omega$ to 3.6 $V^{(4)}$	-	-	0.3	V
levels	V <sub>OH</sub>	Static output level high	$R_L$ of 15 k $\Omega$ to $V_{SS}^{(4)}$	2.8	-	3.6	v
D		PA11, PA12, PB14, PB15 (USB_FS_DP/DM, USB_HS_DP/DM)	V <sub>IN</sub> = V <sub>DD</sub>	17	21	24	
175	(OT	PA9, PB13 (OTG_FS_VBUS, OTG_HS_VBUS)	VIN - VDD	0.65	1.1	2.0	kΩ
		PA12, PB15 (USB_FS_DP, USB_HS_DP)	V <sub>IN</sub> = V <sub>SS</sub>	1.5	1.8	2.1	
R <sub>F</sub>	PU	PA9, PB13 (OTG_FS_VBUS, OTG_HS_VBUS)	$V_{IN} = V_{SS}$	0.25	0.37	0.55	

<sup>1.</sup> All the voltages are measured from the local ground potential.

<sup>2.</sup> The STM32F405xx and STM32F407xx USB OTG FS functionality is ensured down to 2.7 V but not the full USB OTG FS electrical characteristics which are degraded in the 2.7-to-3.0 V  $\rm V_{DD}$  voltage range.

<sup>3.</sup> Guaranteed by design.

<sup>4.</sup>  $R_L$  is the load connected on the USB OTG FS drivers

Table 67. ADC characteristics (continued)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit	
t <sub>lat</sub> <sup>(4)</sup>	Injection trigger conversion	f <sub>ADC</sub> = 30 MHz	-	-	0.100	μs	
	latency		-	-	3 <sup>(7)</sup>	1/f <sub>ADC</sub>	
t <sub>latr</sub> <sup>(4)</sup>	Regular trigger conversion	f <sub>ADC</sub> = 30 MHz	-	-	0.067	μs	
'latr` ´	latency		-	-	2 <sup>(7)</sup>	1/f <sub>ADC</sub>	
ts <sup>(4)</sup>	Sampling time	f <sub>ADC</sub> = 30 MHz	0.100	-	16	μs	
)	Sampling time	-	3	-	480	1/f <sub>ADC</sub>	
t <sub>STAB</sub> <sup>(4)</sup>	Power-up time	-	-	2	3	μs	
		f <sub>ADC</sub> = 30 MHz 12-bit resolution	0.50	-	16.40	μs	
		f <sub>ADC</sub> = 30 MHz 10-bit resolution	0.43	-	16.34	μs	
t <sub>CONV</sub> <sup>(4)</sup>	Total conversion time (including sampling time)	f <sub>ADC</sub> = 30 MHz 8-bit resolution	0.37	-	16.27	μs	
		f <sub>ADC</sub> = 30 MHz 6-bit resolution	0.30	-	16.20	μs	
		9 to 492 (t <sub>S</sub> for sampling +n-bit resolution for successive approximation)					
		12-bit resolution Single ADC	-	-	2	Msps	
f <sub>S</sub> <sup>(4)</sup>	Sampling rate (f <sub>ADC</sub> = 30 MHz, and t <sub>S</sub> = 3 ADC cycles)	12-bit resolution Interleave Dual ADC mode	-	-	3.75	Msps	
	3	12-bit resolution Interleave Triple ADC mode	-	-	6	Msps	
I <sub>VREF+</sub> <sup>(4)</sup>	ADC V <sub>REF</sub> DC current consumption in conversion mode	-	-	300	500	μA	
I <sub>VDDA</sub> <sup>(4)</sup>	ADC V <sub>DDA</sub> DC current consumption in conversion mode	-	-	1.6	1.8	mA	

V<sub>DD</sub>/V<sub>DDA</sub> minimum value of 1.7 V is obtained when the device operates in reduced temperature range, and with the use of an external power supply supervisor (refer to Section: Internal reset OFF).

<sup>2.</sup> It is recommended to maintain the voltage difference between  $V_{\text{REF+}}$  and  $V_{\text{DDA}}$  below 1.8 V.

<sup>3.</sup>  $V_{DDA} - V_{REF+} < 1.2 V$ .

<sup>4.</sup> Guaranteed by characterization.

<sup>5.</sup>  $V_{REF+}$  is internally connected to  $V_{DDA}$  and  $V_{REF-}$  is internally connected to  $V_{SSA}$ .

<sup>6.</sup>  $R_{ADC}$  maximum value is given for  $V_{DD}$ =1.8 V, and minimum value for  $V_{DD}$ =3.3 V.

<sup>7.</sup> For external triggers, a delay of 1/f<sub>PCLK2</sub> must be added to the latency specified in *Table* 67.

Table 81. Synchronous non-multiplexed NOR/PSRAM read timings<sup>(1)(2)</sup>

Symbol	Parameter	Min	Max	Unit
t <sub>w(CLK)</sub>	FSMC_CLK period	2T <sub>HCLK</sub> -0.5	-	ns
t <sub>d(CLKL-NExL)</sub>	FSMC_CLK low to FSMC_NEx low (x=02)	-	0.5	ns
t <sub>d(CLKL-NExH)</sub>	FSMC_CLK low to FSMC_NEx high (x= 02)	0	-	ns
t <sub>d(CLKL-NADVL)</sub>	FSMC_CLK low to FSMC_NADV low	-	2	ns
t <sub>d(CLKL-NADVH)</sub>	FSMC_CLK low to FSMC_NADV high	3	-	ns
t <sub>d(CLKL-AV)</sub>	FSMC_CLK low to FSMC_Ax valid (x=1625)	-	0	ns
t <sub>d(CLKL-AIV)</sub>	FSMC_CLK low to FSMC_Ax invalid (x=1625)	2	-	ns
t <sub>d(CLKL-NOEL)</sub>	FSMC_CLK low to FSMC_NOE low	-	0.5	ns
t <sub>d(CLKL-NOEH)</sub>	FSMC_CLK low to FSMC_NOE high	1.5	-	ns
t <sub>su(DV-CLKH)</sub>	FSMC_D[15:0] valid data before FSMC_CLK high	6	-	ns
t <sub>h(CLKH-DV)</sub>	FSMC_D[15:0] valid data after FSMC_CLK high	3	-	ns
t <sub>su(NWAIT-CLKH)</sub>	FSMC_NWAIT valid before FSMC_CLK high	4	-	ns
t <sub>h(CLKH-NWAIT)</sub>	FSMC_NWAIT valid after FSMC_CLK high	0	-	ns

<sup>1.</sup>  $C_L = 30 pF$ .

<sup>2.</sup> Guaranteed by characterization.

FSMC\_NCEX

ALE (FSMC\_A17)
CLE (FSMC\_A16)

FSMC\_NWE

FSMC\_NOE (NRE)


Tsu(D-NOE)


th(NOE-ALE)

th(NOE-D)

ai14901c

Figure 68. NAND controller waveforms for read access





#### **Device marking for LQPF144**

The following figure gives an example of topside marking and pin 1 position identifier location.

Other optional marking or inset/upset marks, which depend on supply chain operations, are not indicated below.




Figure 86. LQFP144 marking example (package top view)

1. Parts marked as "ES", "E" or accompanied by an Engineering Sample notification letter, are not yet qualified and therefore not yet ready to be used in production and any consequences deriving from such usage will not be at ST charge. In no event, ST will be liable for any customer usage of these engineering samples in production. ST Quality has to be contacted prior to any decision to use these Engineering Samples to run qualification activity.





Figure 91. LQFP176 - 176-pin, 24 x 24 mm low profile quad flat recommended footprint

1. Dimensions are expressed in millimeters.

#### Part numbering 7

Table 99. Ordering information scheme



TR = tape and reel


For a list of available options (speed, package, etc.) or for further information on any aspect of this device, please contact your nearest ST sales office.



## Appendix A Application block diagrams


## A.1 USB OTG full speed (FS) interface solutions

Figure 93. USB controller configured as peripheral-only and used in Full speed mode



- 1. External voltage regulator only needed when building a  $V_{\mbox{\scriptsize BUS}}$  powered device.
- 2. The same application can be developed using the OTG HS in FS mode to achieve enhanced performance thanks to the large Rx/Tx FIFO and to a dedicated DMA controller.

Figure 94. USB controller configured as host-only and used in full speed mode



- The current limiter is required only if the application has to support a V<sub>BUS</sub> powered device. A basic power switch can be used if 5 V are available on the application board.
- The same application can be developed using the OTG HS in FS mode to achieve enhanced performance thanks to the large Rx/Tx FIFO and to a dedicated DMA controller.

Table 100. Document revision history (continued)

Do to	Table 100. Document revision history (continued)					
Date	Revision	Changes				
Date 04-Jun-2013	Revision	Changes  Modified Note 1 below Table 2: STM32F405xx and STM32F407xx: features and peripheral counts.  Updated Figure 4 title.  Updated Note 3 below Figure 21: Power supply scheme.  Changed simplex mode into half-duplex mode in Section 2.2.25: Interintegrated sound (I2S).  Replaced DAC1_OUT and DAC2_OUT by DAC_OUT1 and DAC_OUT2, respectively.  Updated pin 36 signal in Figure 15: STM32F40xxx LQFP176 pinout.  Changed pin number from F8 to D4 for PA13 pin in Table 7: STM32F40xxx pin and ball definitions.  Replaced TIM2_CH1/TIM2_ETR by TIM2_CH1_ETR for PA0 and PA5 pins in Table 9: Alternate function mapping.  Changed system memory into System memory + OTP in Figure 18: STM32F40xxx memory map.  Added Note 1 below Table 16: VCAP_1/VCAP_2 operating conditions.  Updated I <sub>DDA</sub> description in Table 74: DAC characteristics.  Removed PA9/PB13 connection to VBUS in Figure 93: USB controller configured as peripheral-only and used in Full speed mode and Figure 94: USB controller configured as host-only and used in full speed mode.  Updated SPI throughput on front page and Section 2.2.24: Serial peripheral interface (SPI)  Updated operating voltages in Table 2: STM32F405xx and STM32F407xx: features and peripheral counts  Updated operating voltages in Table 2: STM32F405xx and STM32F407xx: features and peripheral counts  Updated operating voltages in Table 2: STM32F405xx and STM32F407xx: features and peripheral counts  Updated very regulator ON" paragraph in Section 2.2.16: Voltage regulator  Removed note in Section 2.2.11: Low-power modes  Corrected wrong reference manual in Section 2.2.28: Ethernet MAC interface with dedicated DMA and IEEE 1588 support  Updated Table 15: Limitations depending on the operating power supply range  Updated Table 24: Typical and maximum current consumptions in Standby mode  Updated Table 25: Typical and maximum current consumptions in VBAT mode  Updated Table 37: PLLI2S (audio PLL) characteristics  Updated Table 49: Output voltage characteristics  Updated Table 55: SPI dynamic characteristics  Upd				

Table 100. Document revision history (continued)

Date	Table 100. Document revision history (continued)  Date Revision Changes					
Date	Revision	, and the second				
04-Jun-2013	4 (continued)	Updated Figure 87: UFBGA176+25 ball, 10 x 10 mm, 0.65 mm pitch, ultra fine pitch ball grid array package outline Updated Table 95: UFBGA176+25 ball, 10 x 10 x 0.65 mm pitch, ultra thin fine pitch ball grid array mechanical data Updated Figure 5: STM32F40xxx block diagram Updated Section 2: Description Updated footnote (3) in Table 2: STM32F405xx and STM32F407xx: features and peripheral counts Updated Figure 3: Compatible board design between STM32F10xx/STM32F2/STM32F40xxx for LQFP144 package Updated Figure 4: Compatible board design between STM32F2 and STM32F40xxx for LQFP176 and BGA176 packages Updated Section 2.2.14: Power supply schemes Updated Section 2.2.15: Power supply supervisor Updated Section 2.2.16: Voltage regulator, including figures. Updated Table 14: General operating conditions, including footnote (2). Updated Table 15: Limitations depending on the operating power supply range, including footnote (3). Updated footnote (1) in Table 67: ADC characteristics. Updated footnote (1) in Table 68: ADC accuracy at fADC = 30 MHz. Updated footnote (2) in Table 68: ADC accuracy at fADC = 30 MHz. Updated Figure 9: Regulator OFF. Updated Figure 9: Regulator OFF. Updated Figure 9: Regulator OFF. Updated Figure 9: Regulator ON/OFF and internal reset ON/OFF availability. Updated footnote (2) of Figure 21: Power supply scheme. Replaced respectively "12S3S_WS" by "12S3_WS", "12S3S_CK" by "12S3_CK" by "12S3_CK" and "FSMC_BLN1" by "FSMC_NBL1" in Table 9: Alternate function mapping. Added "EVENTOUT" as alternate function "AF15" for pin PC13, PC14, PC15, PH0, PH1, Pl8 in Table 9: Alternate function mapping Replaced "DCMI_12" by "DCMI_D12" in Table 7: STM32F40xxx pin and ball definitions.  Removed the following sentence from Section : 12C interface characteristics: "Unless otherwise specified, the parameters given in Table 56 are derived from tests performed under the ambient temperature, f <sub>PCLK1</sub> frequency and V <sub>DD</sub> supply voltage conditions summarized in Table 14.".  In Table 7: STM32F40xxx pin and ball definitions on				

