

Welcome to **E-XFL.COM**

<u>Embedded - Microcontrollers - Application</u>
<u>Specific</u>: Tailored Solutions for Precision and Performance

Embedded - Microcontrollers - Application Specific represents a category of microcontrollers designed with unique features and capabilities tailored to specific application needs. Unlike general-purpose microcontrollers, application-specific microcontrollers are optimized for particular tasks, offering enhanced performance, efficiency, and functionality to meet the demands of specialized applications.

What Are <u>Embedded - Microcontrollers - Application Specific</u>?

Application enacific microcontrollers are engineered to

Details	
Product Status	Obsolete
Applications	Touchscreen Controller
Core Processor	M8C
Program Memory Type	FLASH (16kB)
Controller Series	CY8CT
RAM Size	2K x 8
Interface	I ² C, SPI, UART/USART, USB
Number of I/O	28
Voltage - Supply	1.8V
Operating Temperature	-40°C ~ 85°C
Mounting Type	Surface Mount
Package / Case	32-VFQFN Exposed Pad
Supplier Device Package	32-QFN
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/cy8ctmg201a-32lqxit

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



213.47 STK_PP			21.3.46 CUR PP	234
213.48 IDX_PP			-	
213.49 MVR_PP 238 213.51 I2C_CFG 239 213.52 I2C_SCR 240 213.52 I2C_DR 241 213.52 I2C_DR 241 213.54 INT_CLR0 242 213.55 INT_CLR1 244 213.56 INT_CLR2 246 213.57 INT_MSK2 248 213.59 INT_MSK0 250 213.60 INT_SW_EN 251 213.61 INT_VC 252 213.62 INT_MSK0 250 213.63 CPU_F 254 213.64 IDAC_D 256 213.65 CPU_SCR1 257 213.66 CPU_SCR0 258 214 Bank1 Registers 259 214.1 PRIXDM0 259 214.2 PRIXDM1 260 214.3 SPLCFG 261 214.4 USB_CR1 262 214.5 PMAx_WA 263 214.6 PMAx_RA 264 214.7 PWAC 265 214.8 TMP_DRx 266 214.9 USB_MSC_CR 265 214.10 OUT_PO 268 214.11 OC_FG1 277 214.12 OV_T_CR 277 <th></th> <th></th> <th>21.3.48 IDX PP</th> <th>236</th>			21.3.48 IDX PP	236
213.50 MWV PP			-	
21.3.51 I2C_CFG			-	
213.55 IZC_DR 241 213.54 INT_CLR0 242 213.55 INT_CLR1 244 213.56 INT_CLR2 246 213.57 INT_MSK2 248 213.56 INT_KSK1 249 213.59 INT_MSK0 250 213.59 INT_MSK0 250 213.60 INT_SW_EN 251 213.61 INT_VC 252 213.62 RES_WDT 253 213.63 CPU_F 254 213.64 IDAC_D 256 213.65 CPU_SCR1 257 213.66 CPU_SCR0 258 214 Bank 1 Registers 259 214.1 PRTxDM0 259 214.2 PRTxDM1 260 214.3 SPL_CFG 261 214.4 USB_CR1 262 214.5 PMAx_WA 263 214.6 PMAx_RA 264 214.7 EPx_CR0 265 214.9 USB_MISC_CR 267 214.10 UST_PO 268 214.11 ECO_ENBUS 269 214.12 ECO_TRIM 270 214.13 IND_CRX 270 214.14 IO_CFG1 277 214.14 IO_CFG1 277 214.14 IO_CFG1 277 214.15 OUT_PO 268 214.15 OUT_PO 276 214.15 OUT_PO 276 214.19 USB_MISC_CR 277 214.10 OC_CR0 277 214.12 USL_DCFG 276 214.22 IND_TR 288 214.22 IND_TR 279 214.22 IND_TR 279 214.22 IND_TR 279 214.22 IND_TR 288 214.23 IND_TR 288 214.24 SIP_CFG 288 214.25 SIP_CFG2 288 214.25 SIP_CFG2 288 214.25 SIP_CFG3 285 214.27 IMO_TR1 286 Section F: Glossary				
213.54 INT_CLR0 242 213.55 INT_CLR1 244 213.55 INT_CLR2 246 213.57 INT_MSK2 248 213.58 INT_MSK0 249 213.59 INT_MSK0 250 213.60 INT_SW_EN 251 213.61 INT_VC 252 213.63 INT_SW_EN 251 213.63 INT_SW_EN 253 213.63 CPU_F 254 213.64 IDAC_D 256 213.65 CPU_SCR1 257 213.66 CPU_SCR0 258 214.1 PRIXDMO 259 214.1 PRIXDMO 259 214.2 PRIXDM1 260 214.3 SPI_CFG 261 214.4 USB_CR1 262 214.5 PMAx_WA 263 214.6 PMAx_RA 264 214.7 EPX_CR0 265 214.8 TMP_DRx 266 214.9 USB_MISC_CR 267 214.10 UOT_P0 268 214.11 ECO_TRIM 270 214.12 ECO_TRIM 270 214.13 MUX_CRX 271 214.14 IO_CFG1 272 214.19 OC_FG2 275			21.3.52 I2C_SCR	240
213.55 INT_CLR1 244 213.56 INT_CLR2 248 213.57 INT_MSK2 248 213.58 INT_MSK0 250 213.60 INT_SW_EN 251 213.61 INT_VC 252 213.62 RES_WDT 253 213.63 CPU_F 254 213.66 CPU_SCR1 257 213.66 CPU_SCR1 257 213.66 CPU_SCR0 258 214 Bank 1 Registers 259 214.1 PRTXDM0 259 214.2 PRTXDM1 260 214.3 SPL_CFG 261 214.4 USB_CR1 262 214.5 PMAx_WA 263 214.6 PMAx_RA 264 214.7 EPx_CR0 265 214.8 TMP_DRX 266 214.9 USB_MISC_CR 267 214.10 OUT_P0 268 214.11 ECO_ENBUS 269 214.12 ECO_TRIM 270 214.13 MUX_CRX 271 214.14 O.CFG1 272 214.15 OUT_P1 273 214.16 O_CFG2 275 214.17 OSC_CR0 276 214.18 ECO_CFGG 275 <th></th> <th></th> <th>21.3.53 I2C_DR</th> <th>241</th>			21.3.53 I2C_DR	241
213.56 INT_CLR2 246 213.57 INT_MSK2 248 213.58 INT_MSK1 249 213.59 INT_MSK0 250 213.60 INT_SW_EN 251 213.61 INT_VC 252 213.62 RES_WDT 253 213.63 CPU_F 253 213.64 IDAC_D 256 213.65 CPU_SCR1 257 213.66 CPU_SCR0 258 214 Bank 1 Registers 259 214.1 PRTXDM0 259 214.2 PRTxDM1 260 214.3 SPI_CFG 261 214.4 USB_CR1 262 214.5 PMAx_WA 263 214.6 PMAx_RA 264 214.7 EPX_CR0 265 214.8 TMP_DRX 266 214.9 USB_MISC_CR 267 214.10 OUT_PO 268 214.11 ECO_ENBUS 269 214.12 ECO_TRIM 270 214.13 MUX_CRx 271 214.14 IO_CFG1 272 214.18 ECO_CFG 275 214.19 OSC_CR2 275 214.19 OSC_CR2 275 214.19 OSC_CR2 276 <th></th> <th></th> <th>21.3.54 INT_CLR0</th> <th>242</th>			21.3.54 INT_CLR0	242
213.57 INT MSK1 248 213.58 INT_MSK0 250 213.60 INT_SW_EN 251 213.61 INT_VC 252 213.62 RES_WDT 253 213.63 CPU_F 254 213.63 LDAC D 256 213.65 CPU_SCR1 257 213.66 CPU_SCR0 258 214 Bank 1 Registers 259 214.1 PRTXDM0 259 214.2 PRTXDM1 260 214.3 SPI_CFG 261 214.4 USB_CR1 262 214.5 PMAx_WA 263 214.6 PMAx_RA 264 214.7 EPx_CR0 265 214.8 TMP_DRX 266 214.9 USB_MISC_CR 267 214.10 OUT_PO 268 214.11 ECO_ENBUS 269 214.12 ECO_TRIM 270 214.13 MUX_CRX 271 214.15 OUT_P1 273 214.16 IO_CFG1 277 214.19 OSC_CRO 275 214.19 OSC_CRO 275 214.19 OSC_CRO 276 214.19 OSC_CRO 276 214.19 OSC_CRO 277			21.3.55 INT_CLR1	244
213.58 INT_MSK0 250 213.59 INT_MSK0 250 213.60 INT_SW_EN 251 213.61 INT_VC 252 213.62 RES_WDT 253 213.63 CPU_F 254 213.64 IDAC_D 256 213.65 CPU_SCR1 257 213.66 CPU_SCR0 258 214 Bank 1 Registers 259 214.1 PRTxDM0 259 214.2 PRTxDM1 260 214.3 SPI_CFG 261 214.4 USB_CR1 262 214.5 PMAx_WA 263 214.6 PMAx_RA 264 214.7 EPX_CR0 265 214.8 TMP_DRx 266 214.9 USB_MISC_CR 267 214.10 OUT_P0 288 214.11 ECO_ENBUS 269 214.12 ECO_TRIM 270 214.13 MUX_CRx 271 214.19 OUT_P1 273 214.19 OSC_CR0 275 214.19 OSC_CR0 276 214.19 GO_CFG2 277 214.19 GO_CFG2 278 214.21 WIT_CR 279 214.22 IMO_TR 280			21.3.56 INT_CLR2	246
213.59 INT MSK0 250 213.60 INT_SW_EN 251 213.61 INT_VC 252 213.62 RES_WDT 253 213.63 CPU_F 254 213.64 IDAC_D 256 213.65 CPU_SCR0 256 213.66 CPU_SCR0 258 214.8 Bank 1 Registers 259 214.1 PRTXDM0 259 214.2 PRTXDM1 250 214.3 SPI_CFG 261 214.4 USB_CR1 262 214.5 PMAx_WA 263 214.6 PMAx_RA 264 214.7 EPx_CR0 265 214.8 TMP_DRx 266 214.9 USB_MISC_CR 267 214.10 OUT_PO 268 214.11 ECO_ENBUS 269 214.12 ECO_TRIM 270 214.13 MUX_CRX 271 214.14 IO_CFG1 272 214.15 OUT_P1 273 214.16 IO_CFG2 275 214.17 OSC_CR0 276 214.18 ECO_CFG 277 214.19 OSC_CR2 278 214.21 VLT_CMP 280 214.22 IMO_TR 281			21.3.57 INT_MSK2	248
21.3.60 INT_WC 251 21.3.61 INT_VC 252 21.3.62 RES_WDT 253 21.3.63 CPU_F 254 21.3.65 CPU_SCR1 256 21.3.65 CPU_SCR0 258 21.4.86 CPU_SCR0 258 21.4.1 PRTXDM0 259 21.4.2 PRTXDM1 260 21.4.3 SPI_CFG 261 21.4.4 USB_CR1 262 21.4.5 PMAx_WA 263 21.4.6 PMAx_RA 264 21.4.7 EPX_CR0 265 21.4.8 TMP_DRX 266 21.4.10 OUT_P0 268 21.4.11 ECO_ENBUS 269 21.4.12 ECO_TRIM 270 21.4.13 MUX_CRX 271 21.4.14 IO_CFG1 272 21.4.15 OUT_P1 273 21.4.16 IO_CFG2 275 21.4.19 OSC_CR0 276 21.4.19 OSC_CR2 275 21.4.19 OSC_CR2 275 21.4.19 OSC_CR2 275 21.4.19 OSC_CR2 278 21.4.21 WT_CRP 280 21.4.22 IMO_TR 281 21.4.23 ILO_TR			21.3.58 INT_MSK1	249
21.361 INT_VC 252 21.362 RES_WDT 253 21.363 CPU_F 254 21.364 IDAC_D 256 21.365 CPU_SCR0 258 21.366 CPU_SCR0 258 21.4 Bank 1 Registers 259 21.4.1 PRTXDM0 259 21.4.2 PRTXDM1 260 21.4.3 SPI_CFG 261 21.4.4 USB_CR1 262 21.4.5 PMAx_WA 263 21.4.6 PMAx_RA 264 21.4.7 EPx_CR0 265 21.4.8 TMP_DRx 266 21.4.9 USB_MISC_CR 267 21.4.10 OUT_P0 268 21.4.12 ECO_TRIM 270 21.4.13 MUX_CRx 271 21.4.14 IO_CFG1 272 21.4.15 OUT_P1 273 21.4.16 IO_CFG2 275 21.4.19 OSC_CR2 276 21.4.20 VLT_CR 279 21.4.21 VLT_CMP 280 21.4.22 IMO_TR 281 21.4.23 ILO_TR 282 21.4.24 SLP_CFG 283 21.4.25 SLP_CFG3 285 21.4.27 IMO_TR1			21.3.59 INT_MSK0	250
21,362 RES_WDT 253 21,363 CPU_F 254 21,364 IDAC_D 256 21,365 CPU_SCR1 257 21,366 CPU_SCR0 258 21.4 Bank 1 Registers 259 21.4.1 PRTxDM0 259 21.4.2 PRTXDM1 260 21.4.3 SPI_CFG 261 21.4.4 USB_CR1 262 21.4.5 PMAx_WA 263 21.4.6 PMAx_RA 264 21.4.7 EPX_CR0 265 21.4.8 TMP_DRX 266 21.4.9 USB_MISC_CR 267 21.4.10 OUT_P0 268 21.4.11 ECO_ENBUS 269 21.4.12 ECO_TRIM 270 21.4.13 MUX_CRx 271 21.4.14 IO_CFG1 272 21.4.15 OUT_P1 273 21.4.16 IO_CFG2 275 21.4.17 OSC_CR0 276 21.4.19 OSC_CR2 278 21.4.20 IVT_CR 280 21.4.21 WIT_CMP 280 21.4.22 IMO_TR 281 21.4.23 ILO_TR 281 21.4.25 SLP_CFG2 284 21.4.26 SLP_CFG3 <th></th> <th></th> <th>21.3.60 INT_SW_EN</th> <th>251</th>			21.3.60 INT_SW_EN	251
21.3.63 CPU_F 254 21.3.65 CPU_SCR1 256 21.3.65 CPU_SCR0 258 21.4 Bank 1 Registers 259 21.4.1 PRTxDM0 259 21.4.1 PRTxDM1 260 21.4.2 PRTxDM1 260 21.4.3 SPI_CFG 261 21.4.4 USB_CR1 262 21.4.5 PMAx_WA 263 21.4.6 PMAx_WA 263 21.4.8 TMP_DRx 265 21.4.8 TMP_DRx 266 21.4.9 USB_MISC_CR 267 21.4.10 OUT_PO 268 21.4.11 ECO_ENBUS 269 21.4.12 ECO_TRIM 270 21.4.13 MUX_CRx 271 21.4.15 OUT_P1 273 21.4.16 IO_CFG2 275 21.4.18 ECO_CFG 276 21.4.19 OSC_CR2 278 21.4.20 VLT_CR 279 21.4.21 VLT_CMP 280 21.4.22 IMO_TR 281 21.4.25 SLP_CFG2 283 21.4.25 SLP_CFG2 284 21.4.26 SLP_CFG3 285 21.4.27 IMO_TR1 286			21.3.61 INT_VC	252
21.3.64 IDAC_D 256 21.3.65 CPU_SCR1 257 21.3.66 CPU_SCR0 258 21.4 Bank 1 Registers 259 21.4.1 PRTxDM0 259 21.4.2 PRTxDM1 260 21.4.3 SPI_CFG 261 21.4.4 USB_CR1 262 21.4.5 PMAX_WA 263 21.4.6 PMAX_RA 264 21.4.7 EPX_CR0 265 21.4.8 TMP_DRX 266 21.4.9 USB_MISC_CR 267 21.4.10 OUT_P0 268 21.4.11 ECO_ENBUS 269 21.4.12 ECO_TRIM 270 21.4.13 MUX_CRx 271 21.4.14 IO_CFG1 272 21.4.15 OUT_P1 273 21.4.16 IO_CFG2 275 21.4.17 OSC_CR0 275 21.4.19 OSC_CR2 275 21.4.19 OSC_CR2 278 21.4.20 VLT_CR 279 21.4.21 IWO_TR 280 21.4.22 IMO_TR 281 21.4.25 SLP_CFG2 284 21.4.25 SLP_CFG3 285 21.4.27 IMO_TR1 286			21.3.62 RES_WDT	253
21.3.65 CPU_SCR1 257 21.3.66 CPU_SCR0 258 21.4 Bank 1 Registers 259 21.4.1 PRTxDM0 259 21.4.2 PRTxDM1 260 21.4.3 SPI_CFG 261 21.4.4 USB_CR1 262 21.4.5 PMAx_WA 263 21.4.6 PMAx_RA 264 21.4.7 EPx_CR0 265 21.4.8 TMP_DRx 266 21.4.9 USB_MISC_CR 267 21.4.10 UOT_P0 268 21.4.11 ECO_ENBUS 269 21.4.12 ECO_TRIM 270 21.4.13 MUX_CRX 271 21.4.14 IO_CFG1 272 21.4.15 OUT_P1 273 21.4.16 O_CFG2 275 21.4.18 ECO_CFG 276 21.4.19 OSC_CR2 278 21.4.20 VLT_CR 279 21.4.21 VLT_CMP 280 21.4.22 IMO_TR 281 21.4.23 SLP_CFG 283 21.4.25 SLP_CFG2 284 21.4.26 SLP_CFG3 285 21.4.27 IMO_TR1 286			21.3.63 CPU_F	254
21.4 Bank 1 Registers 259 21.4.1 PRTxDM0 259 21.4.2 PRTxDM1 260 21.4.3 SPL CFG 261 21.4.4 USB_CR1 262 21.4.5 PMAx_WA 263 21.4.6 PMAx_RA 264 21.4.7 EPx_CR0 265 21.4.8 TMP_DRx 266 21.4.9 USB_MISC_CR 267 21.4.10 OUT_P0 268 21.4.11 ECO_ENBUS 269 21.4.12 ECO_TRIM 270 21.4.13 MUX_CRx 271 21.4.14 IO_CFG1 272 21.4.15 OUT_P1 273 21.4.16 IO_CFG2 275 21.4.17 OSC_CR0 276 21.4.18 ECO_CFG 277 21.4.19 OSC_CR2 278 21.4.20 VLT_CR 279 21.4.21 WLT_CMP 280 21.4.22 ILO_TR 281 21.4.23 ILO_TR 281 21.4.25 SLP_CFG2 283 21.4.25 SLP_CFG3 283 21.4.26 SLP_CFG3 285 21.4.27 IMO_TR1 286 Section F: Glossary			21.3.64 IDAC_D	256
21.4 Bank 1 Registers 259 21.4.1 PRTXDM0 259 21.4.2 PRTXDM1 260 21.4.3 SPI_CFG 261 21.4.4 USB_CR1 262 21.4.5 PMAX_WA 263 21.4.6 PMAX_RA 264 21.4.7 EPX_CR0 265 21.4.8 TMP_DRx 266 21.4.9 USB_MISC_CR 267 21.4.10 OUT_P0 268 21.4.11 ECO_ENBUS 269 21.4.12 ECO_TRIM 270 21.4.13 MUX_CRx 271 21.4.14 IO_CFG1 272 21.4.15 OUT_P1 273 21.4.16 IO_CFG2 275 21.4.17 OSC_CR0 276 21.4.18 ECO_CFG 277 21.4.19 OSC_CR2 278 21.4.20 VLT_CR 279 21.4.21 IMO_TR 280 21.4.22 IMO_TR 281 21.4.23 ILO_TR 282 21.4.24 SLP_CFG 283 21.4.25 SLP_CFG2 284 21.4.26 SLP_CFG3 285 21.4.27 IMO_TR1 286 Section F: Glossary			21.3.65 CPU_SCR1	257
21.4.1 PRTxDM0 259 21.4.2 PRTxDM1 260 21.4.3 SPL_CFG 261 21.4.4 USB_CR1 262 21.4.5 PMAx_WA 263 21.4.6 PMAx_RA 264 21.4.7 EPx_CR0 265 21.4.8 TMP_DRx 266 21.4.9 USB_MISC_CR 267 21.4.10 OUT_P0 268 21.4.12 ECO_TRIM 270 21.4.13 MUX_CRx 271 21.4.14 IO_CFG1 272 21.4.15 OUT_P1 273 21.4.16 IO_CFG2 275 21.4.18 ECO_CR0 276 21.4.18 ECO_CFG 277 21.4.19 OSC_CR0 276 21.4.20 VLT_CR 279 21.4.21 INO_TR 280 21.4.23 ILO_TR 281 21.4.23 ILO_TR 281 21.4.25 SLP_CFG 283 21.4.26 SLP_CFG 283 21.4.27 IMO_TR1 286 Section F: Glossary			21.3.66 CPU_SCR0	258
21.4.2 PRTXDM1 260 21.4.3 SPI_CFG 261 21.4.4 USB_CR1 262 21.4.5 PMAX_WA 263 21.4.6 PMAX_RA 264 21.4.7 EPX_CR0 265 21.4.8 TMP_DRX 266 21.4.9 USB_MISC_CR 267 21.4.10 OUT_P0 268 21.4.11 ECO_ENBUS 269 21.4.12 ECO_TRIM 270 21.4.13 MUX_CRX 271 21.4.14 IO_CFG1 272 21.4.15 OUT_P1 273 21.4.16 IO_CFG2 275 21.4.17 OSC_CR0 276 21.4.18 ECO_CFG 277 21.4.19 OSC_CR2 278 21.4.20 VLT_CR 279 21.4.21 VLT_OMP 280 21.4.22 IMO_TR 281 21.4.23 ILO_TR 281 21.4.25 SLP_CFG 283 21.4.26 SLP_CFG3 285 21.4.27 IMO_TR1 286 Section F: Glossary	:	21.4	Bank 1 Registers	259
21.4.3 SPI_CFG 261 21.4.4 USB_CR1 262 21.4.5 PMAX_WA 263 21.4.6 PMAX_RA 264 21.4.7 EPX_CR0 265 21.4.8 TMP_DRX 266 21.4.9 USB_MISC_CR 267 21.4.10 OUT_P0 268 21.4.11 ECO_ENBUS 269 21.4.12 ECO_TRIM 270 21.4.13 MUX_CRX 271 21.4.14 IO_CFG1 272 21.4.15 OUT_P1 273 21.4.16 IO_CFG2 275 21.4.18 ECO_CFG 276 21.4.18 ECO_CFG 277 21.4.19 OSC_CR2 278 21.4.20 VLT_CR 279 21.4.21 VLT_CMP 280 21.4.22 IMO_TR 281 21.4.23 ILO_TR 281 21.4.25 SLP_CFG 283 21.4.26 SLP_CFG3 285 21.4.27 IMO_TR1 286 Section F: Glossary			21.4.1 PRTxDM0	259
21.4.4 USB_CR1 262 21.4.5 PMAx_WA 263 21.4.6 PMAx_RA 264 21.4.7 EPx_CR0 265 21.4.8 TMP_DRx 266 21.4.9 USB_MISC_CR 267 21.4.10 OUT_P0 268 21.4.11 ECO_ENBUS 269 21.4.12 ECO_TRIM 270 21.4.13 MUX_CRX 271 21.4.14 IO_CFG1 272 21.4.15 OUT_P1 273 21.4.16 IO_CFG2 275 21.4.17 OSC_CR0 276 21.4.18 ECO_CFG 277 21.4.19 OSC_CR2 278 21.4.20 VLT_CR 279 21.4.21 VLT_CMP 280 21.4.22 IMO_TR 281 21.4.23 ILO_TR 281 21.4.25 SLP_CFG2 284 21.4.26 SLP_CFG3 285 21.4.27 IMO_TR1 286 Section F: Glossary			21.4.2 PRTxDM1	260
21.4.5 PMAx_WA 263 21.4.6 PMAx_RA 264 21.4.7 EPx_CR0 265 21.4.8 TMP_DRx 266 21.4.9 USB_MISC_CR 267 21.4.10 OUT_P0 268 21.4.11 ECO_ENBUS 269 21.4.12 ECO_TRIM 270 21.4.13 MUX_CRx 271 21.4.14 IO_CFG1 272 21.4.15 OUT_P1 273 21.4.16 IO_CFG2 275 21.4.18 ECO_CFG 276 21.4.19 OSC_CR0 276 21.4.19 OSC_CR2 278 21.4.20 VLT_CR 279 21.4.21 WLT_CMP 280 21.4.22 IMO_TR 281 21.4.23 ILO_TR 281 21.4.25 SLP_CFG2 284 21.4.25 SLP_CFG3 285 21.4.27 IMO_TR1 286 Section F: Glossary			21.4.3 SPI_CFG	261
21.4.6 PMAx_RA 264 21.4.7 EPx_CR0 265 21.4.8 TMP_DRx 266 21.4.9 USB_MISC_CR 267 21.4.10 OUT_P0 268 21.4.11 ECO_ENBUS 269 21.4.12 ECO_TRIM 270 21.4.13 MUX_CRX 271 21.4.14 IO_CFG1 272 21.4.15 OUT_P1 273 21.4.16 IO_CFG2 275 21.4.17 OSC_CR0 276 21.4.18 ECO_CFG 277 21.4.19 OSC_CR2 278 21.4.20 VLT_CR 279 21.4.21 VLT_CMP 280 21.4.22 IMO_TR 281 21.4.23 ILO_TR 281 21.4.25 SLP_CFG 283 21.4.25 SLP_CFGG 284 21.4.26 SLP_CFG3 285 21.4.27 IMO_TR1 286 Section F: Glossary			21.4.4 USB_CR1	262
21.4.7 EPx_CR0 265 21.4.8 TMP_DRx 266 21.4.9 USB_MISC_CR 267 21.4.10 OUT_P0 268 21.4.11 ECO_ENBUS 269 21.4.12 ECO_TRIM 270 21.4.13 MUX_CRx 271 21.4.14 IO_CFG1 272 21.4.15 OUT_P1 273 21.4.16 IO_CFG2 275 21.4.17 OSC_CR0 276 21.4.18 ECO_CFG 277 21.4.19 OSC_CR2 278 21.4.20 VLT_CR 279 21.4.21 VLT_CMP 280 21.4.22 IMO_TR 281 21.4.23 ILO_TR 281 21.4.25 SLP_CFG 283 21.4.25 SLP_CFG2 284 21.4.26 SLP_CFG3 284 21.4.27 IMO_TR1 286 Section F: Glossary			21.4.5 PMAx_WA	263
21.4.8 TMP_DRx 266 21.4.9 USB_MISC_CR 267 21.4.10 OUT_P0 268 21.4.11 ECO_ENBUS 269 21.4.12 ECO_TRIM 270 21.4.13 MUX_CRx 271 21.4.14 IO_CFG1 272 21.4.15 OUT_P1 273 21.4.16 IO_CFG2 275 21.4.17 OSC_CR0 276 21.4.18 ECO_CFG 277 21.4.19 OSC_CR2 278 21.4.20 VLT_CR 279 21.4.21 VLT_CMP 280 21.4.22 IMO_TR 281 21.4.23 ILO_TR 281 21.4.24 SLP_CFG 283 21.4.25 SLP_CFG2 284 21.4.26 SLP_CFG3 285 21.4.27 IMO_TR1 286 Section F: Glossary				
21.4.9 USB_MISC_CR 267 21.4.10 OUT_P0 268 21.4.11 ECO_ENBUS 269 21.4.12 ECO_TRIM 270 21.4.13 MUX_CRx 271 21.4.14 IO_CFG1 272 21.4.15 OUT_P1 273 21.4.16 IO_CFG2 275 21.4.17 OSC_CR0 276 21.4.18 ECO_CFG 277 21.4.19 OSC_CR2 278 21.4.20 VLT_CR 279 21.4.21 VLT_CMP 280 21.4.22 IMO_TR 281 21.4.23 ILO_TR 282 21.4.24 SLP_CFG 283 21.4.25 SLP_CFG2 284 21.4.26 SLP_CFG3 285 21.4.27 IMO_TR1 286 Section F: Glossary				
21.4.10 OUT_P0 268 21.4.11 ECO_ENBUS 269 21.4.12 ECO_TRIM 270 21.4.13 MUX_CRx 271 21.4.14 IO_CFG1 272 21.4.15 OUT_P1 273 21.4.16 IO_CFG2 275 21.4.17 OSC_CR0 276 21.4.18 ECO_CFG 277 21.4.19 OSC_CR2 278 21.4.20 VLT_CR 279 21.4.21 VLT_CMP 280 21.4.22 IMO_TR 281 21.4.23 ILO_TR 281 21.4.24 SLP_CFG 283 21.4.25 SLP_CFG2 284 21.4.26 SLP_CFG3 285 21.4.27 IMO_TR1 286 Section F: Glossary			-	
21.4.11 ECO_ENBUS 269 21.4.12 ECO_TRIM 270 21.4.13 MUX_CRx 271 21.4.14 IO_CFG1 272 21.4.15 OUT_P1 273 21.4.16 IO_CFG2 275 21.4.17 OSC_CR0 276 21.4.18 ECO_CFG 277 21.4.19 OSC_CR2 278 21.4.20 VLT_CR 279 21.4.21 VLT_CMP 280 21.4.22 IMO_TR 281 21.4.23 ILO_TR 282 21.4.24 SLP_CFG 283 21.4.25 SLP_CFG2 284 21.4.26 SLP_CFG3 285 21.4.27 IMO_TR1 286 Section F: Glossary				
21.4.12 ECO_TRIM 270 21.4.13 MUX_CRX 271 21.4.14 IO_CFG1 272 21.4.15 OUT_P1 273 21.4.16 IO_CFG2 275 21.4.17 OSC_CR0 276 21.4.18 ECO_CFG 277 21.4.19 OSC_CR2 278 21.4.20 VLT_CR 279 21.4.21 VLT_CMP 280 21.4.22 IMO_TR 281 21.4.23 ILO_TR 282 21.4.24 SLP_CFG 283 21.4.25 SLP_CFG2 284 21.4.26 SLP_CFG3 285 21.4.27 IMO_TR1 286 Section F: Glossary			-	
21.4.13 MUX_CRx 271 21.4.14 IO_CFG1 272 21.4.15 OUT_P1 273 21.4.16 IO_CFG2 275 21.4.17 OSC_CR0 276 21.4.18 ECO_CFG 277 21.4.19 OSC_CR2 278 21.4.20 VLT_CR 279 21.4.21 VLT_CMP 280 21.4.22 IMO_TR 281 21.4.23 ILO_TR 282 21.4.24 SLP_CFG 283 21.4.25 SLP_CFG2 284 21.4.26 SLP_CFG3 285 21.4.27 IMO_TR1 286 Section F: Glossary				
21.4.14 IO_CFG1 272 21.4.15 OUT_P1 273 21.4.16 IO_CFG2 275 21.4.17 OSC_CR0 276 21.4.18 ECO_CFG 277 21.4.19 OSC_CR2 278 21.4.20 VLT_CR 279 21.4.21 VLT_CMP 280 21.4.22 IMO_TR 281 21.4.23 ILO_TR 282 21.4.24 SLP_CFG 283 21.4.25 SLP_CFG2 284 21.4.26 SLP_CFG3 285 21.4.27 IMO_TR1 286 Section F: Glossary				
21.4.15 OUT_P1 273 21.4.16 IO_CFG2 275 21.4.17 OSC_CR0 276 21.4.18 ECO_CFG 277 21.4.19 OSC_CR2 278 21.4.20 VLT_CR 279 21.4.21 VLT_CMP 280 21.4.22 IMO_TR 281 21.4.23 ILO_TR 282 21.4.24 SLP_CFG 283 21.4.25 SLP_CFG2 284 21.4.26 SLP_CFG3 285 21.4.27 IMO_TR1 286 Section F: Glossary			-	
21.4.16 IO_CFG2 275 21.4.17 OSC_CR0 276 21.4.18 ECO_CFG 277 21.4.19 OSC_CR2 278 21.4.20 VLT_CR 279 21.4.21 IVLT_CMP 280 21.4.22 IMO_TR 281 21.4.23 ILO_TR 282 21.4.24 SLP_CFG 283 21.4.25 SLP_CFG2 284 21.4.26 SLP_CFG3 285 21.4.27 IMO_TR1 286 Section F: Glossary				
21.4.17 OSC_CR0 276 21.4.18 ECO_CFG 277 21.4.19 OSC_CR2 278 21.4.20 VLT_CR 279 21.4.21 VLT_CMP 280 21.4.22 IMO_TR 281 21.4.23 ILO_TR 282 21.4.24 SLP_CFG 283 21.4.25 SLP_CFG2 284 21.4.26 SLP_CFG3 285 21.4.27 IMO_TR1 286 Section F: Glossary			-	
21.4.18 ECO_CFG 277 21.4.19 OSC_CR2 278 21.4.20 VLT_CR 279 21.4.21 VLT_CMP 280 21.4.22 IMO_TR 281 21.4.23 ILO_TR 282 21.4.24 SLP_CFG 283 21.4.25 SLP_CFG2 284 21.4.26 SLP_CFG3 285 21.4.27 IMO_TR1 286 Section F: Glossary			-	
21.4.19 OSC_CR2 278 21.4.20 VLT_CR 279 21.4.21 VLT_CMP 280 21.4.22 IMO_TR 281 21.4.23 ILO_TR 282 21.4.24 SLP_CFG 283 21.4.25 SLP_CFG2 284 21.4.26 SLP_CFG3 285 21.4.27 IMO_TR1 286 Section F: Glossary			-	
21.4.20 VLT_CR 279 21.4.21 VLT_CMP 280 21.4.22 IMO_TR 281 21.4.23 ILO_TR 282 21.4.24 SLP_CFG 283 21.4.25 SLP_CFG2 284 21.4.26 SLP_CFG3 285 21.4.27 IMO_TR1 286 Section F: Glossary 287			–	
21.4.21 VLT_CMP 280 21.4.22 IMO_TR 281 21.4.23 ILO_TR 282 21.4.24 SLP_CFG 283 21.4.25 SLP_CFG2 284 21.4.26 SLP_CFG3 285 21.4.27 IMO_TR1 286 Section F: Glossary			-	
21.4.22 IMO_TR 281 21.4.23 ILO_TR 282 21.4.24 SLP_CFG 283 21.4.25 SLP_CFG2 284 21.4.26 SLP_CFG3 285 21.4.27 IMO_TR1 286 Section F: Glossary				
21.4.23 ILO_TR 282 21.4.24 SLP_CFG 283 21.4.25 SLP_CFG2 284 21.4.26 SLP_CFG3 285 21.4.27 IMO_TR1 286 Section F: Glossary 287			-	
21.4.24 SLP_CFG 283 21.4.25 SLP_CFG2 284 21.4.26 SLP_CFG3 285 21.4.27 IMO_TR1 286 Section F: Glossary 287			–	
21.4.25 SLP_CFG2			—	
21.4.26 SLP_CFG3			=	
21.4.27 IMO_TR1			=	
Section F: Glossary 287			–	
•			21.4.27 INIO_1R1	286
•	Section F:	Glo	ssarv	287
***			•	




1.1.2 CY8CTMG200-24LQXI, CY8CTMG200A-24LQXI, CY8CTST200-24LQXI, CY8CTST200A-24LQXI PSoC 24-Pin Part Pinout

Table 1-2. 24-Pin QFN Part Pinout **

Pin	Ту	pe	Name	Description
No.	Digital	Analog	Name	Description
1	Ю	I	P2[5]	XTAL Out
2	10	I	P2[3]	XTAL In
3	10	I	P2[1]	
4	IOHR	ı	P1[7]	I2C SCL, SPI SS
5	IOHR	I	P1[5]	I2C SDA, SPI MISO
6	IOHR	I	P1[3]	SPI CLK
7	IOHR	I	P1[1]	TC CLK*, I2C SCL, SPI MOSI
8			NC	No connection
9	Pov	wer	Vss	Ground pin
10	IOHR	I	P1[0]	TC DATA*, I2C SDA, SPI CLK
11	IOHR	I	P1[2]	
12	IOHR	I	P1[4]	EXTCLK
13	IOHR	I	P1[6]	
14	Inp	out	XRES	Active high external reset with internal pull down
15	Ю	I	P2[0]	
16	IOH	I	P0[0]	
17	IOH	I	P0[2]	
18	IOH	I	P0[4]	
19	IOH	I	P0[6]	
20	Pov	wer	Vdd	Power pin
21	IOH	I	P0[7]	
22	IOH	I	P0[5]	
23	IOH	I	P0[3]	Integrating input
24	IOH	I	P0[1]	Integrating input

CY8CTMG200-24LQXI, CY8CTMG200A-24LQXI, CY8CTST200-24LQXI, CY8CTST200-24LQXI PSoC Device



LEGEND A = Analog, I = Input, O = Output, H = 5 mA High Output Drive, R = Regulated Output Option.

- * These are the ISSP pins, which are not High Z at POR (Power On Reset).
- ** The center pad on the QFN package must be connected to ground (Vss) for best mechanical, thermal, and electrical performance. If not connected to ground, it must be electrically floated and not connected to any other signal.




1.1.4 CY8CTMG200-48LTXI, CY8CTMG200A-48LTXI, CY8CTST200-48LTXI, CY8CTST200A-48LTXI, CY8CTMG201-48LTXI, CY8CTMG201A-48LTXI PSoC 48-Pin Part Pinout

Table 1-4. 48-Pin Part Pinout **

iabi	Table 1-4. 40-1 III I alt i illout							
Pin No.	Digital	Analog	Name	Description				
1			NC	No connection				
2	Ю	ı	P2[7]					
3	Ю	ı	P2[5]	XTAL Out				
4	Ю	I	P2[3]	XTAL In				
5	Ю	I	P2[1]					
6	Ю	ı	P4[3]					
7	Ю	ı	P4[1]					
8	Ю	I	P3[7]					
9	Ю	ı	P3[5]					
10	Ю	ı	P3[3]					
11	Ю	ı	P3[1]					
12	IOHR	ı	P1[7]	I2C SCL, SPI SS				
13	IOHR	ı	P1[5]	I2C SDA, SPI MISO				
14			NC	No connection				
15			NC	No connection				
16	IOHR	ı	P1[3]	SPI CLK				
17	IOHR	ı	P1[1]	TC CLK*, I2C SCL, SPI MOSI				
18	Pov	ver	Vss	Ground pin				
19	Ю		D +	USB PHY				
20	Ю		D -	USB PHY				
21	Pov	ver	Vdd	Power pin				
22	IOHR	ı	P1[0]	TC DATA*, I2C SDA, SPI CLK				
23	IOHR	-	P1[2]					
24	IOHR	-	P1[4]	EXTCLK				
25	IOHR	ı	P1[6]					
26	Inp	ut	XRES	Active high external reset with internal pull down				
27	10	-	P3[0]					
28	10	ı	P3[2]					
29	10	ı	P3[4]					
30	10	ı	P3[6]					

CY8CTMG200-48LTXI, CY8CTMG200A-48LTXI, CY8CTST200-48LTXI, CY8CTST200A-48LTXI, CY8CTMG201-48LTXI PSoC Devices



29	Ю	I	P3[4]					
30	Ю	I	P3[6]	-	Pin ital			
31	Ю	ı	P4[0]	Pin No.	Digit	Analog	Name	Description
32	0	-	P4[2]		a	Ā		
33	Ю	ı	P2[0]	41	Pov	wer	Vdd	Power pin
34	Ю	ı	P2[2]	42		NC No connection		No connection
35	Ю	ı	P2[4]	43			NC	No connection
36	Ю	ı	P2[6]	44	IOH	I	P0[7]	
37	IOH	ı	P0[0]	45	IOH	ı	P0[5]	
38	IOH	ı	P0[2]	46	IOH	ı	P0[3]	Integrating input
39	IOH	I	P0[4]	47	Pov	wer	Vss	Ground pin
40	IOH	ı	P0[6]	48	IOH	ı	P0[1]	Integrating input

LEGEND A = Analog, I = Input, O = Output, NC = No Connection, H = 5 mA High Output Drive, R = Regulated Output Option.

^{*} ISSP pin which is not High Z at POR (Power On Reset).

^{**} The center pad on the QFN package must be connected to ground (Vss) for best mechanical, thermal, and electrical performance. If not connected to ground, it must be electrically floated and not connected to any other signal.



with any value, all pending and posted interrupts are cleared by asserting the clear line for each interrupt.

For additional information, refer to the INT_VC register on page 252.

5.3.9 Related Registers

■ CPU_F on page 254.



6.2.4 IO CFG1 Register

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Access
1,DCh	IO_CFG1	StrongP		Rang	e[1:0]	P1_LOW_ THRS	SPICLK_ ON_P10	REG_EN	IOINT	RW:00

The Input/Output Configuration Register 1 (IO_CFG1) configures the Port 1 output regulator and set the Interrupt mode for all GPIO.

Bit 7: StrongP. Setting this bit increases the drive strength and edge ratio for high outputs.

Bit 5 and 4: Range[1:0]. These bits select the regulator output level for Port 1. Available levels are 3.0V, 1.8V, and 2.5V.

Selects the high output level for Port 1 outputs.

Range[1:0]	Output Level
00	3.0 volts
01	3.0 volts
10	1.8 volts
11	2.5 volts

Bit 3 P1_LOW_THRS. This bit reduces the threshold voltage of the P1 port input buffers so that there are no compatibility issues when Port 1 is communicating at regulated voltage levels.

'0' is standard threshold of VIH, VIL. '1' is reduce threshold of VIH, VIL.

Bit 2: SPICLK_ON_P10. When this bit is set to '1', the SPI clock is mapped to Port 1 pin 0. Otherwise, it is mapped to Port 1 pin 3.

Bit 1: REG_EN. The Register Enable bit (REG_EN) controls the regulator on Port 1 outputs.

Bit 0: IO INT. This bit sets the GPIO Interrupt mode for all pins in the CY8CTMG20x, CY8CTST200 PSoC devices. GPIO interrupts are controlled at each pin by the PRTxIE registers, and also by the global GPIO bit in the INT_MSK0 register.

For additional information, refer to the IO_CFG1 register on page 272.

6.2.5 IO_CFG2 Register

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Access
1,DEh	IO_CFG2			R	EG_LEVEL[2:	0]		REG_CL	OCK[1:0]	RW: 00

The Input/Output Configuration Register 2 (IO_CFG2) selects output regulated supply and clock rates.

Bits 5 to 3: REG_LEVEL[2:0]. These bits select output regulated supply.

REG_LEVEL[2:0]	Appı	rox. Regulated Sup	ply (V)
000	3	2.5	1.8
001	3.1	2.6	1.9
010	3.2	2.7	2.0
011	3.3	2.8	2.1
100	3.4	2.9	2.2
101	3.5	3.0	2.3
110	3.6	3.1	2.4
111	3.7	3.2	2.5

Bits 1 to 0: REG_CLOCK[1:0]. The Regulated I/O charge pump can operate with a maximum clock speed of 12 MHZ. The REG_CLOCK[1:0] bits select clocking options for the regulator. Setting REG_CLOCK[1:0] to '10' should be used with 24 MHz SYSCLK and '01' should be used with 6/12 MHz SYSCLK.

REG_CLOCK[1:0]	SYSCLK Clock Rate
10	24 MHz
01	6/12 MHz

For additional information, refer to the IO_CFG2 register on page 275.



10.3.3 SLP CFG2 Register

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Access
1,ECh	SLP_CFG2					ALT_Bu	ızz [1:0]	I2C_ON	LSO_OFF	RW:00

The Sleep Configuration Register (SLP_CFG2) holds the configuration for I2C sleep, deep sleep, and buzz.

Bits 3 and 2: ALT_Buzz[1:0]. These bits control additional selections for POR/LVD buzz rates. These are lower rates than the compatibility mode to provide for lower average power.

'00' - Compatibility mode, buzz rate determined by PSSDC bits.

'01' - Duty cycle is 1/32768.

'10' - Duty cycle is 1/8192.

'11' - Reserved.

Bit 1: I2C_ON. This bit enables the standby regulator in sleep at a level sufficient to supply the I2C circuitry. It is independent of the LSO OFF bit.

Bit 0: LSO_OFF: This bit disables the LSO oscillator when in sleep state. By default, the LSO oscillator runs in sleep. When this bit is '0', the standby regulator is active at a power level to supply the LSO and Sleep timer circuitry and the LSO is enabled. When this bit is '1', the LSO is disabled in sleep, which in turn, disables the Sleep Timer, Watchdog Timer, and POR/LVD buzzing activity in sleep. If I2C_ON is not enabled and this bit is set, the device is in the lowest power deep sleep mode. Only a GPIO interrupt awakens the device from deep sleep mode.

For additional information, refer to the SLP_CFG2 register on page 284.

10.3.4 SLP_CFG3 Register

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Access
1,EDh	SLP_CFG3		DBL_TAPS	T2TA	P [1:0]	T1TAF	P [1:0]	TOTA	P [1:0]	RW: 0x7F

The Sleep Configuration Register (SLP_CFG3) holds the configuration of the wakeup sequence taps.

It is strongly recommended to not alter this register setting.

Bit 6: DBL_TAPS. When this bit is set, all the tap values (T0, T1, and T2) are doubled for the wakeup sequence.

Bits 5 and 4: T2TAP[1:0]. These bits control the duration of the T2-T4 sequence (see Figure 10-2 on page 75) by selecting a tap from the WakeupTimer. Note The T2 delay is only valid for the wakeup sequence. It is not used for the buzz sequence.

'00' - 1 µs

'01' - 2 us

'10' - 5 µs

'11' - 10 μs

Bits 3 and 2: T1TAP[1:0]. These bits control the duration of the T1-T2 sequence (see Figure 10-2 on page 75) by selecting a tap from the Wakeup Timer.

'00' - 3 us

01' - 4 µs

'10' - 5 μs

'11' - 10 µs

Bits 1 and 0: T0TAP[1:0]. These bits control the duration of the T0-T1 sequence (see Figure 10-2 on page 75) by selecting a tap from the Wakeup Timer.

'00' - 10 µs

'01' - 14 µs

'10' - 20 μs

'11' - 30 μs

For additional information, refer to the SLP_CFG3 register on page 285.

10.3.5 Related Registers

- INT_MSK0 Register on page 51.
- OSC CR0 Register on page 113.
- ILO TR Register on page 68.
- CPU_SCR0 Register on page 138.

■ CPU_SCR1 Register on page 137.

12. I/O Analog Multiplexer




This chapter explains the device-wide I/O Analog Multiplexer for the CY8CTMG20x and CY8CTST200 PSoC devices and their associated registers. For a quick reference of all registers in address order, refer to the Register Reference chapter on page 187.

12.1 Architectural Description

The CY8CTMG20x and CY8CTST200 PSoC devices contain an enhanced analog multiplexer (mux) capability. This function allows many I/O pins to connect to a common internal analog global bus.


You are able to connect any number of pins simultaneously, and dedicated support circuitry allows selected pins to be alternately charged high or connected to the bus. The analog global bus can be connected as a comparator input. Figure 12-1 shows a block diagram of the I/O analog mux system.

Figure 12-1. I/O Analog Mux System



ber of pins can be enabled at the same time. At reset, all of these mux connections are open (disconnected).

Figure 12-2. I/O Pin Configuration



For each pin, the mux capability exists in parallel with the normal GPIO cell, shown in Figure 12-2. Normally, the associated GPIO pin is put into a high impedance state for these applications, although there are cases where the GPIO cell is configured by the user to briefly drive pin initialization states as described ahead.

Pins are individually connected to the internal bus by setting the corresponding bits in the MUX_CRx registers. Any num-

15. I²C Slave



This chapter explains the I²C Slave block and its associated registers. The I²C communications block is a serial processor designed to implement a complete I²C slave. For a complete table of the I²C registers, refer to the Summary Table of the System Resource Registers on page 106. For a quick reference of all PSoC registers in address order, refer to the Register Reference chapter on page 187.

15.1 Architectural Description

The I²C slave enhanced communications block is a serial-to-parallel processor, designed to interface the PSoC device to a two-wire I²C serial communications bus. To eliminate the need for excessive CPU intervention and overhead, the block provides I²C-specific support for status detection and generation of framing bits. By default, the I²C Slave Enhanced module is firmware compatible with the previous generation of I²C slave functionality. However, this module provides new features that are configurable to implement significant flexibility for both internal and external interfacing.

I2C Plus Slave **I2C Core Buffer Module** CPU Port System SDA IN-**I2C Basic** I2C_BUF Configuration To/From I2C CFG **GPIO** SDA OUT ◀ I2C SCR 32 Byte RAM Pins I2C_DR SCL OUT ◀ HW Addr Cmp I2C EN ◀ **Buffer Ctl** I2C ADDR I2C BP **SYSCLK** Plus Features I2C CP **STANDBY** MCU BP I2C_XCFG MCU_CP I2C_XSTAT

Figure 15-1. I²C Block Diagram

Basic I²C features include:

- Slave, transmitter, and receiver operation
- Byte processing for low CPU overhead
- Interrupt or polling CPU interface
- Support for clock rates of up to 400 kHz
- 7- or 10-bit addressing (through firmware support)
- SMBus operation (through firmware support)

Enhanced features of the I^2C Slave Enhanced module include:

- Support for 7-bit hardware address compare
- Flexible data buffering schemes
- A "no bus stalling" operating mode
- A low power bus monitoring mode



 $\rm I^2C$ block. After enabling the $\rm I^2C$ block, wait for 3 $\rm I^2C$ sample clocks, then configure the drive modes of the $\rm I^2C$ pins to be in open drain mode.

Table 15-2. Enable Operation in I2C_CFG

Enable	Block Operation
	Disabled
No	The block is disconnected from the GPIO pins, P1[5] and P1[7]. (The pins may be used as general purpose IO.) When the slave
	is enabled, the GPIO pins are under control of the $\ensuremath{\text{I}}^2C$ hardware and are unavailable.
	All internal registers (except I2C_CFG) are held in reset.
	Slave Mode
Yes	Any external Start condition causes the block to start receiving an address byte. Regardless of the current state, any Start resets the interface and initiates a Receive operation. Any Stop causes the block to revert to an idle state

For additional information, refer to the I2C_CFG register on page 239.



Figure 19-2. Continuous Operation Example





Figure 19-3. One-Shot Operation Example





20.3.10 EPx CR0 Register

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Access
1,54h	EP1_CR0	Stall		NAK_INT_EN	ACK'ed Tx		Mode	e[3:0]		#:00
1,55h	EP2_CR0	Stall		NAK_INT_EN	ACK'ed Tx		Mode[3:0]			
1,56h	EP3_CR0	Stall		NAK_INT_EN	ACK'ed Tx	Mode[3:0]				#:00
1,57h	EP4_CR0	Stall		NAK_INT_EN	ACK'ed Tx		Mode[3:0]			#:00
1,58h	EP5_CR0	Stall		NAK_INT_EN	ACK'ed Tx		Mode	e[3:0]		#:00
1,59h	EP6_CR0	Stall		NAK_INT_EN	ACK'ed Tx	Mode[3:0]			#:00	
1,5Ah	EP7_CR0	Stall		NAK_INT_EN	ACK'ed Tx	Mode[3:0]			#:00	
1,5Bh	EP8_CR0	Stall		NAK_INT_EN	ACK'ed Tx	Mode[3:0]				#:00

The Endpoint Control Register 0 (EPx_CR0) is used for status and configuration of the non-control endpoints 1 to 8.

Bit 7: Stall. When this bit is set, the SIE stalls an OUT packet if the mode bits are set to ACK-OUT. The SIE stalls an IN packet if the mode bits are set to ACK-IN. This bit must be cleared for all other modes. '0' is do not issue a stall. '1' is stall an OUT packet if mode bits are set to ACK-OUT, or stall an IN packet if mode bits are set to ACK-IN.

Bit 5: NAK Int Enable. When set, this bit causes an endpoint interrupt to be generated even when a transfer completes with a NAK. '0' is do not issue an interrupt after completing the transaction by sending NAK. '1' is interrupt after transaction is complete by sending NAK.

Bit 4: ACK'ed Transaction. The ACK'ed Transaction bit is set whenever the SIE engages in a transaction to the register's endpoint that completes with an ACK packet. This bit is cleared by any writes to the register. '0' is no ACK'ed transactions since bit was last cleared. '1' indicates a transaction ended with an ACK.

Bits 3 to 0: Mode[3:0]. The mode controls how the USB SIE responds to traffic and how the USB SIE changes the mode of that endpoint as a result of host packets to the endpoint. Refer to "Mode Encoding for Control and Non-Control Endpoints" on page 166.

For additional information, refer to the EPx_CR0 register on page 265.

Section E: Registers







21.3.8 USB_CR0

USB Control Register 0

Individual Register Names and Addresses:

USB_CR0: 0,33h

	7	6	5	4	3	2	1	0
Access : POR	RW:0		RW: 00					
Bit Name	USB Enable		·		Device Address[6:0	0]		

This register is a USB control register 0.

For additional information, refer to the Register Definitions on page 171 in the Full-Speed USB chapter.

Bit	Name	Description
7	USB Enable	This bit enables the PSoC device to respond to USB traffic. USB disabled. USB enabled.
6:0	Device Address	These bits specify the USB address to which the SIE responds.





21.3.22 CMP_LUT

Comparator LUT Register

Individual Register Names and Addresses:

CMP_LUT: 0,7Ch

	7	6	5	4	3	2	1	0
Access : POR		RW	: 0		RW:0			
Bit Name		LUT1	[3:0]			LUT	0[3:0]	

This register is used to select the logic function.

For additional information, refer to the Register Definitions on page 103 in the Comparators chapter.

Bits	Name	Description
7:4	LUT1[3:0]	Select 1 of 16 logic functions for output of comparator bus 1. A=Comp1 output, B=Comp0 output. Function Oh FALSE 1h A AND B 2h A AND B 3h A 4h A AND B 5h B 6h A XOR B 7h A OR B 8h A NOR B 9h A XNOR B Ah B Bh A OR B Ch A Dh A OR B Eh A NAND B Fh TRUE
3:0	LUT0[3:0]	Select 1 of 16 logic functions for output of comparator bus 0. A=Comp0 output, B=Comp1 output. Function Oh FALSE 1h A AND B 2h A AND B 3h A 4h A AND B 5h B 6h A XOR B 7h A OR B 8h A NOR B 9h A XNOR B Ah B Bh A OR B Ch A Dh A OR B Eh A NAND B Fh TRUE





21.3.25 CS_CR2

TrueTouch Control Register 2

Individual Register Names and Addresses:

CS_CR2: 0,A2h

	7	6	5	4	3	2	1	0
Access : POR	RW	: 0	RW: 0	RW:0	RW:0	RW:0	RW:0	RW:0
Bit Name	IRANGE		IDACDIR	IDAC_EN	CIN_EN	PXD_EN	CIP_EN	RO_EN

This register contains additional TrueTouch system control options.

For additional information, refer to the Register Definitions on page 92 in the TrueTouch Module chapter.

Bit	Name	Description
7:6	IRANGE	Bits scale the IDAC current output. The IDAC_D register sets the base current in the IDAC. 00b IDAC output scaled to 1X range. 01b IDAC output scaled to 2X range. 10b IDAC output scaled to 4X range. 11b IDAC output scaled to 8X range.
5	IDACDIR	Bit determines the source/sink state of the IDAC when enabled (IDAC_EN = 1 or PXD_EN = 1 or CSD_MODE = 1). 0
4	IDAC_EN	Bit provides manual connection of the IDAC to the analog global bus. The IDAC is automatically connected when RO_EN = 1 or PXD_EN = 1. No manual connection. IDAC is connected to analog global bus.
3	CIN_EN	 Negative charge integration disabled. Negative charge integration enabled. Selected sense pin(s) alternately connect to the analog global bus and ground. Clock rate is selected by the CLKSEL bits in the CS_CR1 register.
2	PXD_EN	 No clock to I/O pins. Enabled pins switch between ground and the analog global bus. Clock rate selected by the CLKSEL bits in the CS_CR1 register. Selected clock drives TrueTouch timer.
1	CIP_EN	 Positive charge integration disabled. Positive charge integration enabled. Reference buffer and integration capacitor pins alternately connect to analog global bus. Clock rate selected by the CLKSEL bits in the CS_CR1 register.
0	RO_EN	 Relaxation oscillator disabled. Relaxation oscillator enabled. Charging currents are set by the IRANGE bits and the IDAC_D register value.





21.3.28 CS_CNTH

TrueTouch Counter High Byte Register

Individual Register Names and Addresses:

CS_CNTH: 0,A5h

	7	6	5	4	3	2	1	0	
Access : POR		RO:00							
Bit Name				Data	a[7:0]				

This register contains the current count value for the high byte counter and is read only.

For additional information, refer to the Register Definitions on page 92 in the TrueTouch Module chapter.

Bit	Name	Description
7:0	Data[7:0]	On a read of this register, the current count is returned. It is only read when the counter is stopped. Note The counter must be stopped by the configured event. When the counter is disabled, the count is reset to 00h.





21.3.55 INT_CLR1

Interrupt Clear Register 1

Individual Register Names and Addresses:

INT_CLR1: 0,DBh

	7	6	5	4	3	2	1	0
Access : POR	RW:0	RW:0	RW:0	RW:0	RW:0	RW:0	RW:0	RW : 0
Bit Name	Endpoint3	Endpoint2	Endpoint1	Endpoint0	USB_SOF	USB_BUS_RST	Timer2	Timer1

This register is used to enable the individual interrupt sources' ability to clear posted interrupts.

When bits in this register are read, a '1' is returned for every bit position that has a corresponding posted interrupt. When bits in this register are written with a '0' and ENSWINT is not set, posted interrupts are cleared at the corresponding bit positions. If there is no posted interrupt, there is no effect. When bits in this register are written with a '1' and ENSWINT is set, an interrupt is posted in the interrupt controller.

For additional information, refer to the Register Definitions on page 48 in the Interrupt Controller chapter.

Bit	Name	Description
7	Endpoint3	Read 0 No posted interrupt for USB Endpoint3. Read 1 Posted interrupt present for USB Endpoint3.
		Write 0 AND ENSWINT = 0 Clear posted interrupt if it exists.
		Write 1 AND ENSWINT = 0 No effect.
		Write 0 AND ENSWINT = 1 No effect.
		Write 1 AND ENSWINT = 1 Post an interrupt for USB Endpoint3.
6	Endpoint2	Read 0 No posted interrupt for USB Endpoint2.
		Read 1 Posted interrupt present for USB Endpoint2.
		Write 0 AND ENSWINT = 0 Clear posted interrupt if it exists.
		Write 1 AND ENSWINT = 0 No effect.
		Write 0 AND ENSWINT = 1 No effect.
		Write 1 AND ENSWINT = 1 Post an interrupt for USB Endpoint2.
5	Endpoint1	Read 0 No posted interrupt for USB Endpoint1.
		Read 1 Posted interrupt present for USB Endpoint1.
		Write 0 AND ENSWINT = 0 Clear posted interrupt if it exists.
		Write 1 AND ENSWINT = 0 No effect.
		Write 0 AND ENSWINT = 1 No effect.
		Write 1 AND ENSWINT = 1 Post an interrupt for USB Endpoint1.

(continued on next page)





21.3.55 INT_CLR1 (continued)

4	Endpoint0	Read 0 No posted interrupt for USB Endpoint0. Read 1 Posted interrupt present for USB Endpoint0. Write 0 AND ENSWINT = 0 Clear posted interrupt if it exists. Write 1 AND ENSWINT = 0 No effect. Write 0 AND ENSWINT = 1 No effect. Write 1 AND ENSWINT = 1 Post an interrupt for USB Endpoint0.
3	USB_SOF	Read 0 No posted interrupt for USB Start of Frame (SOF). Read 1 Posted interrupt present for USB Start of Frame (SOF). Write 0 AND ENSWINT = 0 Clear posted interrupt if it exists. Write 1 AND ENSWINT = 0 No effect. Write 0 AND ENSWINT = 1 Post an interrupt for USB Start of Frame(SOF).
2	USB_BUS_RST	Read 0 No posted interrupt for USB Bus Reset. Read 1 Posted interrupt present for USB Bus Reset. Write 0 AND ENSWINT = 0 Clear posted interrupt if it exists. Write 1 AND ENSWINT = 0 No effect. Write 0 AND ENSWINT = 1 No effect. Write 1 AND ENSWINT = 1 Post an interrupt for USB Bus Reset.
1	Timer2	Read 0 No posted interrupt for Timer2. Read 1 Posted interrupt present for Timer2. Write 0 AND ENSWINT = 0 Clear posted interrupt if it exists. Write 1 AND ENSWINT = 0 No effect. Write 0 AND ENSWINT = 1 No effect. Write 1 AND ENSWINT = 1 Post an interrupt for Timer2.
0	Timer1	Read 0 No posted interrupt for Timer1 Read 1 Posted interrupt present for Timer1. Write 0 AND ENSWINT = 0 Clear posted interrupt if it exists. Write 1 AND ENSWINT = 0 No effect. Write 0 AND ENSWINT = 1 No effect. Write 1 AND ENSWINT = 1 Post an interrupt for Timer1.





21.4.13 MUX_CRx

Analog Mux Port Bit Enable Registers

Individual Register Names and Addresses:

MUX_CR4:1,DFh

	7	6	5	4	3	2	1	0
Access : POR	RW:00							
Bit Name		ENABLE[7:0]						

This register is used to control the connection between the analog mux bus and the corresponding pin.

Port 4 is a 4-bit port, so the upper 4 bits of the MUX_CR4 register are reserved and return zeros when read.

For additional information, refer to the Register Definitions on page 100 in the I/O Analog Multiplexer chapter.

Bits	Name	Description
7:0	ENABLE[7:0]	Each bit controls the connection between the analog mux bus and the corresponding port pin. For example, MUX_CR2[3] controls the connection to bit 3 in Port 2. Any number of pins may be connected at the same time.
		No connection between port pin and analog mux bus.
		1 Connect port pin to analog mux bus.

