



Welcome to [E-XFL.COM](http://E-XFL.COM)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

|                            |   |
|----------------------------|---|
| Product Status             | Active  |
| Core Processor             | 56800E  |
| Core Size                  | 16-Bit  |
| Speed                      | 60MHz   |
| Connectivity               | CANbus, EBI/EMI, SCI, SPI   |
| Peripherals                | POR, PWM, Temp Sensor, WDT  |
| Number of I/O              | 49  |
| Program Memory Size        | 64KB (32K x 16)   |
| Program Memory Type        | FLASH   |
| EEPROM Size                | -   |
| RAM Size                   | 6K x 16   |
| Voltage - Supply (Vcc/Vdd) | 2.25V ~ 3.6V  |
| Data Converters            | A/D 16x12b  |
| Oscillator Type            | External  |
| Operating Temperature      | -40°C ~ 105°C (TA)  |
| Mounting Type              | Surface Mount   |
| Package / Case             | 128-LQFP  |
| Supplier Device Package    | 128-LQFP (14x20)  |
| Purchase URL               | <a href="https://www.e-xfl.com/product-detail/nxp-semiconductors/mc56f8335vfger">https://www.e-xfl.com/product-detail/nxp-semiconductors/mc56f8335vfger</a> |

### 1.1.3 Memory

**Note:** *Features in italics are NOT available in the 56F8135 device.*

- Harvard architecture permits as many as three simultaneous accesses to program and data memory
- Flash security protection feature
- On-chip memory, including a low-cost, high-volume Flash solution
  - 64KB of Program Flash
  - *4KB of Program RAM*
  - *8KB of Data Flash*
  - 8KB of Data RAM
  - 8KB of Boot Flash
- *EEPROM emulation capability*

### 1.1.4 Peripheral Circuits

**Note:** *Features in italics are NOT available in the 56F8135 device.*

- Pulse Width Modulator module:
  - In the 56F8335, two Pulse Width Modulator modules, each with six PWM outputs, three Current Sense inputs, and four Fault inputs; fault-tolerant design with dead time insertion; supports both center-aligned and edge-aligned modes
  - In the 56F8135, one Pulse Width Modulator module with six PWM outputs, three Current Sense inputs and three Fault inputs; fault-tolerant design with dead time insertion; supports both center-aligned and edge-aligned modes
- Four 12-bit, Analog-to-Digital Converters (ADCs), which support four simultaneous conversions with quad, 4-pin multiplexed inputs; ADC and PWM modules can be synchronized through Timer C, channels 2 and 3
- Quadrature Decoder:
  - In the 56F8335, two four-input Quadrature Decoders or two additional Quad Timers
  - In the 56F8135, one four-input Quadrature Decoder, which works in conjunction with Quad Timer A
- *Temperature Sensor can be connected, on the board, to any of the ADC inputs to monitor the on-chip temperature*
- Quad Timer:
  - In the 56F8335, four dedicated general-purpose Quad Timers totaling six dedicated pins: Timer C with two pins and Timer D with four pins
  - In the 56F8135, two Quad Timers; Timer A and Timer C both work in conjunction with GPIO
- Optional On-Chip Regulator
- *FlexCAN (CAN Version 2.0 B-compliant) module with 2-pin port for transmit and receive*
- Two Serial Communication Interfaces (SCIs), each with two pins (or four additional GPIO lines)
- Up to two Serial Peripheral Interfaces (SPIs), both with configurable 4-pin port (or eight additional GPIO lines); SPI 1 can also be used as Quadrature Decoder 1 or Quad Timer B
- Computer Operating Properly (COP)/Watchdog timer
- Two dedicated external interrupt pins

**Table 2-2 Signal and Package Information for the 128-Pin LQFP (Continued)**

| Signal Name          | Pin No. | Type             | State During Reset | Signal Description  |
|----------------------|---------|------------------|--------------------|---|
| V <sub>SSA_ADC</sub> | 95      | Supply           |                    | <b>ADC Analog Ground</b> — This pin supplies an analog ground to the ADC modules.   |
| OCR_DIS              | 71      | Input            | Input              | <p><b>On-Chip Regulator Disable</b> —<br/>Tie this pin to V<sub>SS</sub> to enable the on-chip regulator<br/>Tie this pin to V<sub>DD</sub> to disable the on-chip regulator</p> <p><b>This pin is intended to be a static DC signal from power-up to shut down. Do not try to toggle this pin for power savings during operation.</b></p>  |
| V <sub>CAP1</sub>    | 49      | Supply           | Supply             | <p><b>V<sub>CAP1</sub> - 4</b> — When OCR_DIS is tied to V<sub>SS</sub> (regulator enabled), connect each pin to a 2.2μF or greater bypass capacitor in order to bypass the core logic voltage regulator, required for proper chip operation. When OCR_DIS is tied to V<sub>DD</sub> (regulator disabled), these pins become V<sub>DD_CORE</sub> and should be connected to a regulated 2.5V power supply.</p> <p><b>Note: This bypass is required even if the chip is powered with an external supply.</b></p> |
| V <sub>CAP2</sub>    | 122     |                  |                    |   |
| V <sub>CAP3</sub>    | 75      |                  |                    |   |
| V <sub>CAP4</sub>    | 13      |                  |                    |   |
| V <sub>PP1</sub>     | 119     | Input            | Input              | <p><b>V<sub>PP1</sub> - 2</b> — These pins should be left unconnected as an open circuit for normal functionality.</p>  |
| V <sub>PP2</sub>     | 5       |                  |                    |   |
| CLKMODE              | 79      | Input            | Input              | <p><b>Clock Input Mode Selection</b> — This input determines the function of the XTAL and EXTAL pins.</p> <p>1 = External clock input on XTAL is used to directly drive the input clock of the chip. The EXTAL pin should be grounded.</p> <p>0 = A crystal or ceramic resonator should be connected between XTAL and EXTAL.</p>  |
| EXTAL                | 74      | Input            | Input              | <p><b>External Crystal Oscillator Input</b> — This input can be connected to an 8MHz external crystal. Tie this pin low if XTAL is driven by an external clock source.</p>  |
| XTAL                 | 73      | Input/<br>Output | Chip-driven        | <p><b>Crystal Oscillator Output</b> — This output connects the internal crystal oscillator output to an external crystal.</p> <p>If an external clock is used, XTAL must be used as the input and EXTAL connected to GND.</p> <p>The input clock can be selected to provide the clock directly to the core. This input clock can also be selected as the input clock for the on-chip PLL.</p>   |

**Table 2-2 Signal and Package Information for the 128-Pin LQFP (Continued)**

| Signal Name             | Pin No. | Type                          | State During Reset   | Signal Description  |
|-------------------------|---------|-------------------------------|--|---|
| <b>RXD1</b><br>(GPIOD7) | 41      | Input<br><br>Input/<br>Output | Input,<br>pull-up<br>enabled                                 | <p><b>Receive Data</b> — SCI1 receive data input</p> <p><b>Port D GPIO</b> — This GPIO pin can be individually programmed as an input or output pin.</p> <p>After reset, the default state is SCI input.</p> <p>To deactivate the internal pull-up resistor, clear bit 7 in the GPIOD_PUR register.</p>   |
| <b>TCK</b>              | 115     | Schmitt<br>Input              | Input,<br>pulled low<br>internally                           | <p><b>Test Clock Input</b> — This input pin provides a gated clock to synchronize the test logic and shift serial data to the JTAG/EOnCE port. The pin is connected internally to a pull-down resistor.</p>   |
| <b>TMS</b>              | 116     | Schmitt<br>Input              | Input,<br>pulled high<br>internally                          | <p><b>Test Mode Select Input</b> — This input pin is used to sequence the JTAG TAP controller's state machine. It is sampled on the rising edge of TCK and has an on-chip pull-up resistor.</p> <p>To deactivate the internal pull-up resistor, set the JTAG bit in the SIM_PUDR register.</p> <p><b>Note:</b> Always tie the TMS pin to <math>V_{DD}</math> through a 2.2K resistor.</p> |
| <b>TDI</b>              | 117     | Schmitt<br>Input              | Input,<br>pulled high<br>internally                          | <p><b>Test Data Input</b> — This input pin provides a serial input data stream to the JTAG/EOnCE port. It is sampled on the rising edge of TCK and has an on-chip pull-up resistor.</p> <p>To deactivate the internal pull-up resistor, set the JTAG bit in the SIM_PUDR register.</p>  |
| <b>TDO</b>              | 118     | Output                        | In reset,<br>output is<br>disabled,<br>pull-up is<br>enabled | <p><b>Test Data Output</b> — This tri-stateable output pin provides a serial output data stream from the JTAG/EOnCE port. It is driven in the shift-IR and shift-DR controller states, and changes on the falling edge of TCK.</p>  |

**Table 2-2 Signal and Package Information for the 128-Pin LQFP (Continued)**

| Signal Name   | Pin No. | Type  | State During Reset            | Signal Description   |
|---|---------|---|-------------------------------|--|
| $\overline{\text{TRST}}$                                  | 114     | Schmitt Input   | Input, pulled high internally | <p><b>Test Reset</b> — As an input, a low signal on this pin provides a reset signal to the JTAG TAP controller. To ensure complete hardware reset, <math>\overline{\text{TRST}}</math> should be asserted whenever <math>\overline{\text{RESET}}</math> is asserted. The only exception occurs in a debugging environment when a hardware device reset is required and the JTAG/EOnCE module must not be reset. In this case, assert <math>\overline{\text{RESET}}</math>, but do not assert <math>\overline{\text{TRST}}</math>.</p> <p>To deactivate the internal pull-up resistor, set the JTAG bit in the SIM_PUDR register.</p> <p><b>Note:</b> For normal operation, connect <math>\overline{\text{TRST}}</math> directly to <math>V_{SS}</math>. If the design is to be used in a debugging environment, <math>\overline{\text{TRST}}</math> may be tied to <math>V_{SS}</math> through a 1K resistor.</p> |
| <b>PHASEA0</b><br><br><b>(TA0)</b><br><br><b>(GPIOC4)</b> | 127     | Schmitt Input<br><br>Schmitt Input/Output<br><br>Schmitt Input/Output | Input, pull-up enabled        | <p><b>Phase A</b> — Quadrature Decoder 0, PHASEA input</p> <p><b>TA0</b> — Timer A, Channel 0</p> <p><b>Port C GPIO</b> — This GPIO pin can be individually programmed as an input or output pin.</p> <p>After reset, the default state is PHASEA0.</p> <p>To deactivate the internal pull-up resistor, clear bit 4 of the GPIOC_PUR register.</p>   |
| <b>PHASEB0</b><br><br><b>(TA1)</b><br><br><b>(GPIOC5)</b> | 128     | Schmitt Input<br><br>Schmitt Input/Output<br><br>Schmitt Input/Output | Input, pull-up enabled        | <p><b>Phase B</b> — Quadrature Decoder 0, PHASEB input</p> <p><b>TA1</b> — Timer A, Channel 1</p> <p><b>Port C GPIO</b> — This GPIO pin can be individually programmed as an input or output pin.</p> <p>After reset, the default state is PHASEB0.</p> <p>To deactivate the internal pull-up resistor, clear bit 5 of the GPIOC_PUR register.</p>   |

**Table 2-2 Signal and Package Information for the 128-Pin LQFP (Continued)**

| Signal Name  | Pin No. | Type  | State During Reset     | Signal Description  |
|--|---------|---|------------------------|---|
| <b>INDEX0</b><br><br><b>(TA2)</b><br><br><b>(GPIOC6)</b> | 1       | Schmitt Input<br><br>Schmitt Input/Output<br><br>Schmitt Input/Output | Input, pull-up enabled | <b>Index</b> — Quadrature Decoder 0, INDEX input<br><br><b>TA2</b> — Timer A, Channel 2<br><br><b>Port C GPIO</b> — This GPIO pin can be individually programmed as an input or output pin.<br><br>After reset, the default state is INDEX0.<br><br>To deactivate the internal pull-up resistor, clear bit 6 of the GPIOC_PUR register.   |
| <b>HOME0</b><br><br><b>(TA3)</b><br><br><b>(GPIOC7)</b>  | 2       | Schmitt Input<br><br>Schmitt Input/Output<br><br>Schmitt Input/Output | Input, pull-up enabled | <b>Home</b> — Quadrature Decoder 0, HOME input<br><br><b>TA3</b> — Timer A ,Channel 3<br><br><b>Port C GPIO</b> — This GPIO pin can be individually programmed as an input or output pin.<br><br>After reset, the default state is HOME0.<br><br>To deactivate the internal pull-up resistor, clear bit 7 of the GPIOC_PUR register.  |
| <b>SCLK0</b><br><br><b>(GPIOE4)</b>                      | 124     | Schmitt Input/Output<br><br>Schmitt Input/Output                      | Input, pull-up enabled | <b>SPI 0 Serial Clock</b> — In the master mode, this pin serves as an output, clocking slaved listeners. In slave mode, this pin serves as the data clock input.<br><br><b>Port E GPIO</b> — This GPIO pin can be individually programmed as an input or output pin.<br><br>After reset, the default state is SCLK0.<br><br>To deactivate the internal pull-up resistor, clear bit 4 in the GPIOE_PUR register. |

**Table 2-2 Signal and Package Information for the 128-Pin LQFP (Continued)**

| Signal Name  | Pin No. | Type   | State During Reset     | Signal Description  |
|--|---------|--|------------------------|---|
| <p><b>PHASEA1</b></p> <p><b>(TB0)</b></p> <p><b>(SCLK1)</b></p> <p><b>(GPIOC0)</b></p> | 9       | <p>Schmitt Input</p> <p>Schmitt Input/Output</p> <p>Schmitt Input/Output</p> <p>Schmitt Input/Output</p> | Input, pull-up enabled | <p><b>Phase A1</b> — Quadrature Decoder 1, PHASEA input for decoder 1.</p> <p><b>TB0</b> — Timer B, Channel 0</p> <p><b>SPI 1 Serial Clock</b> — In the master mode, this pin serves as an output, clocking slaved listeners. In slave mode, this pin serves as the data clock input. To activate the SPI function, set the PHSA_ALT bit in the SIM_GPS register. For details, see <a href="#">Part 6.5.8</a>.</p> <p><b>Port C GPIO</b> — This GPIO pin can be individually programmed as an input or output pin.</p> <p>In the 56F8335, the default state after reset is PHASEA1.</p> <p>In the 56F8135, the default state is not one of the functions offered and must be reconfigured.</p> <p>To deactivate the internal pull-up resistor, clear bit 0 in the GPIOC_PUR register.</p>   |
| <p><b>PHASEB1</b></p> <p><b>(TB1)</b></p> <p><b>(MOSI1)</b></p> <p><b>(GPIOC1)</b></p> | 10      | <p>Schmitt Input</p> <p>Schmitt Input/Output</p> <p>Schmitt Input/Output</p> <p>Schmitt Input/Output</p> | Input, pull-up enabled | <p><b>Phase B1</b> — Quadrature Decoder 1, PHASEB input for decoder 1.</p> <p><b>TB1</b> — Timer B, Channel 1</p> <p><b>SPI 1 Master Out/Slave In</b> — This serial data pin is an output from a master device and an input to a slave device. The master device places data on the MOSI line a half-cycle before the clock edge the slave device uses to latch the data. To activate the SPI function, set the PHSB_ALT bit in the SIM_GPS register. For details, see <a href="#">Part 6.5.8</a>.</p> <p><b>Port C GPIO</b> — This GPIO pin can be individually programmed as an input or output pin.</p> <p>In the 56F8335, the default state after reset is PHASEB1.</p> <p>In the 56F8135, the default state is not one of the functions offered and must be reconfigured.</p> <p>To deactivate the internal pull-up resistor, clear bit 1 in the GPIOC_PUR register.</p> |

**Table 2-2 Signal and Package Information for the 128-Pin LQFP (Continued)**

| Signal Name                   | Pin No. | Type                  | State During Reset     | Signal Description  |
|-------------------------------|---------|-----------------------|------------------------|---|
| <b>ANB0</b>                   | 96      | Input                 | Analog Input           | <b>ANB0 - 3</b> — Analog inputs to ADC B, channel 0   |
| <b>ANB1</b>                   | 97      |                       |                        |   |
| <b>ANB2</b>                   | 98      |                       |                        |   |
| <b>ANB3</b>                   | 99      |                       |                        |   |
| <b>ANB4</b>                   | 100     | Input                 | Analog Input           | <b>ANB4 - 7</b> — Analog inputs to ADC B, channel 1   |
| <b>ANB5</b>                   | 101     |                       |                        |   |
| <b>ANB6</b>                   | 102     |                       |                        |   |
| <b>ANB7</b>                   | 103     |                       |                        |   |
| <b>TEMP_SENSE</b>             | 88      | Output                | Analog Output          | <b>Temperature Sense Diode</b> — This signal connects to an on-chip diode that can be connected to one of the ADC inputs and is used to monitor the temperature of the die. Must be bypassed with a 0.01 $\mu$ F capacitor.   |
| <b>CAN_RX</b>                 | 121     | Schmitt Input         | Input, pull-up enabled | <b>FlexCAN Receive Data</b> — This is the CAN input. This pin has an internal pull-up resistor.<br><br>To deactivate the internal pull-up resistor, set the CAN bit in the SIM_PUDR register.   |
| <b>CAN_TX</b>                 | 120     | Open Drain Output     | Open Drain Output      | <b>FlexCAN Transmit Data</b> — CAN output with internal pull-up enable at reset.*<br><br>* <b>Note:</b> If a pin is configured as open drain output mode, internal pull-up will automatically be disabled when it outputs low. Internal pull-up will be enabled unless it has been manually disabled by clearing the corresponding bit in the PUREN register of the GPIO module, when it outputs high.<br><br>If a pin is configured as push-pull output mode, internal pull-up will automatically be disabled, whether it outputs low or high. |
| <b>TC0</b><br><b>(GPIOE8)</b> | 111     | Schmitt Input/ Output | Input, pull-up enabled | <b>TC0 - 1</b> — Timer C, Channels 0 and 1<br><br><b>Port E GPIO</b> — These GPIO pins can be individually programmed as input or output pins.<br><br>At reset, these pins default to Timer functionality.<br><br>To deactivate the internal pull-up resistor, clear the appropriate bit of the GPIOE_PUR register. See <a href="#">Part 6.5.6</a> for details.   |
| <b>TC1</b><br><b>(GPIOE9)</b> | 113     | Schmitt Input/ Output |                        |   |

interrupt priorities. All level 3 interrupts will be serviced before level 2, and so on. For a selected priority level, the lowest vector number has the highest priority.

The location of the vector table is determined by the Vector Base Address (VBA) register. Please see [Part 5.6.11](#) for the reset value of the VBA.

In some configurations, the reset address and COP reset address will correspond to vector 0 and 1 of the interrupt vector table. In these instances, the first two locations in the vector table must contain branch or JMP instructions. All other entries must contain JSR instructions.

**Note:** *PWMA, FlexCAN, Quadrature Decoder 1, and Quad Timers B and D are NOT available on the 56F8135 device.*

**Table 4-5 Interrupt Vector Table Contents<sup>1</sup>**

| Peripheral | Vector Number | Priority Level | Vector Base Address + | Interrupt Function                          |
|------------|---------------|----------------|-----------------------|---|
|            |               |                |                       | Reserved for Reset Overlay <sup>2</sup>     |
|            |               |                |                       | Reserved for COP Reset Overlay <sup>2</sup> |
| core       | 2             | 3              | P:\$04                | Illegal Instruction                         |
| core       | 3             | 3              | P:\$06                | SW Interrupt 3                              |
| core       | 4             | 3              | P:\$08                | HW Stack Overflow                           |
| core       | 5             | 3              | P:\$0A                | Misaligned Long Word Access                 |
| core       | 6             | 1-3            | P:\$0C                | OnCE Step Counter                           |
| core       | 7             | 1-3            | P:\$0E                | OnCE Breakpoint Unit 0                      |
|            |               |                |                       | Reserved                                    |
| core       | 9             | 1-3            | P:\$12                | OnCE Trace Buffer                           |
| core       | 10            | 1-3            | P:\$14                | OnCE Transmit Register Empty                |
| core       | 11            | 1-3            | P:\$16                | OnCE Receive Register Full                  |
|            |               |                |                       | Reserved                                    |
| core       | 14            | 2              | P:\$1C                | SW Interrupt 2                              |
| core       | 15            | 1              | P:\$1E                | SW Interrupt 1                              |
| core       | 16            | 0              | P:\$20                | SW Interrupt 0                              |
| core       | 17            | 0-2            | P:\$22                | IRQA  |
| core       | 18            | 0-2            | P:\$24                | IRQB  |
|            |               |                |                       | Reserved                                    |
| LVI        | 20            | 0-2            | P:\$28                | Low Voltage Detector (power sense)          |
| PLL        | 21            | 0-2            | P:\$2A                | PLL   |
| FM         | 22            | 0-2            | P:\$2C                | FM Access Error Interrupt                   |
| FM         | 23            | 0-2            | P:\$2E                | FM Command Complete                         |

**Table 4-11 Quad Timer A Registers Address Map (Continued)**  
**(TMRA\_BASE = \$00 F040)**

| Register Acronym | Address Offset | Register Description                   |
|------------------|----------------|--|
| TMRA0_CNTR       | \$5            | Counter Register                       |
| TMRA0_CTRL       | \$6            | Control Register                       |
| TMRA0_SCR        | \$7            | Status and Control Register            |
| TMRA0_CMPLD1     | \$8            | Comparator Load Register 1             |
| TMRA0_CMPLD2     | \$9            | Comparator Load Register 2             |
| TMRA0_COMSCR     | \$A            | Comparator Status and Control Register |
|                  |                | Reserved                               |
| TMRA1_CMP1       | \$10           | Compare Register 1                     |
| TMRA1_CMP2       | \$11           | Compare Register 2                     |
| TMRA1_CAP        | \$12           | Capture Register                       |
| TMRA1_LOAD       | \$13           | Load Register                          |
| TMRA1_HOLD       | \$14           | Hold Register                          |
| TMRA1_CNTR       | \$15           | Counter Register                       |
| TMRA1_CTRL       | \$16           | Control Register                       |
| TMRA1_SCR        | \$17           | Status and Control Register            |
| TMRA1_CMPLD1     | \$18           | Comparator Load Register 1             |
| TMRA1_CMPLD2     | \$19           | Comparator Load Register 2             |
| TMRA1_COMSCR     | \$1A           | Comparator Status and Control Register |
|                  |                | Reserved                               |
| TMRA2_CMP1       | \$20           | Compare Register 1                     |
| TMRA2_CMP2       | \$21           | Compare Register 2                     |
| TMRA2_CAP        | \$22           | Capture Register                       |
| TMRA2_LOAD       | \$23           | Load Register                          |
| TMRA2_HOLD       | \$24           | Hold Register                          |
| TMRA2_CNTR       | \$25           | Counter Register                       |
| TMRA2_CTRL       | \$26           | Control Register                       |
| TMRA2_SCR        | \$27           | Status and Control Register            |
| TMRA2_CMPLD1     | \$28           | Comparator Load Register 1             |
| TMRA2_CMPLD2     | \$29           | Comparator Load Register 2             |
| TMRA2_COMSCR     | \$2A           | Comparator Status and Control Register |
|                  |                | Reserved                               |

**Table 4-16 Pulse Width Modulator B Registers Address Map (Continued)**  
**(PWMB\_BASE = \$00 F160)**

| Register Acronym | Address Offset | Register Description                     |
|------------------|----------------|--|
| PWMB_PWMVAL2     | \$8            | Value Register 2                         |
| PWMB_PWMVAL3     | \$9            | Value Register 3                         |
| PWMB_PWMVAL4     | \$A            | Value Register 4                         |
| PWMB_PWMVAL5     | \$B            | Value Register 5                         |
| PWMB_PMDEADTM    | \$C            | Dead Time Register                       |
| PWMB_PMDISMAP1   | \$D            | Disable Mapping Register 1               |
| PWMB_PMDISMAP2   | \$E            | Disable Mapping Register 2               |
| PWMB_PMCFG       | \$F            | Configure Register                       |
| PWMB_PMCCR       | \$10           | Channel Control Register                 |
| PWMB_PMPORT      | \$11           | Port Register                            |
| PWMB_PMICCR      | \$12           | PWM Internal Correction Control Register |

**Table 4-17 Quadrature Decoder 0 Registers Address Map**  
**(DECO\_BASE = \$00 F180)**

| Register Acronym | Address Offset | Register Description                      |
|------------------|----------------|---|
| DECO_DECCR       | \$0            | Decoder Control Register                  |
| DECO_FIR         | \$1            | Filter Interval Register                  |
| DECO_WTR         | \$2            | Watchdog Time-out Register                |
| DECO_POSD        | \$3            | Position Difference Counter Register      |
| DECO_POSDH       | \$4            | Position Difference Counter Hold Register |
| DECO_REV         | \$5            | Revolution Counter Register               |
| DECO_REVH        | \$6            | Revolution Hold Register                  |
| DECO_UPOS        | \$7            | Upper Position Counter Register           |
| DECO_LPOS        | \$8            | Lower Position Counter Register           |
| DECO_UPOSH       | \$9            | Upper Position Hold Register              |
| DECO_LPOSH       | \$A            | Lower Position Hold Register              |
| DECO_UIR         | \$B            | Upper Initialization Register             |
| DECO_LIR         | \$C            | Lower Initialization Register             |
| DECO_IMR         | \$D            | Input Monitor Register                    |

**Table 4-21 Analog-to-Digital Converter Registers Address Map (Continued)**  
**(ADCB\_BASE = \$00 F240)**

| Register Acronym | Address Offset | Register Description     |
|------------------|----------------|--------------------------|
| ADCB_HLMT 2      | \$1B           | High Limit Register 2    |
| ADCB_HLMT 3      | \$1C           | High Limit Register 3    |
| ADCB_HLMT 4      | \$1D           | High Limit Register 4    |
| ADCB_HLMT 5      | \$1E           | High Limit Register 5    |
| ADCB_HLMT 6      | \$1F           | High Limit Register 6    |
| ADCB_HLMT 7      | \$20           | High Limit Register 7    |
| ADCB_OFS 0       | \$21           | Offset Register 0        |
| ADCB_OFS 1       | \$22           | Offset Register 1        |
| ADCB_OFS 2       | \$23           | Offset Register 2        |
| ADCB_OFS 3       | \$24           | Offset Register 3        |
| ADCB_OFS 4       | \$25           | Offset Register 4        |
| ADCB_OFS 5       | \$26           | Offset Register 5        |
| ADCB_OFS 6       | \$27           | Offset Register 6        |
| ADCB_OFS 7       | \$28           | Offset Register 7        |
| ADCB_POWER       | \$29           | Power Control Register   |
| ADCB_CAL         | \$2A           | ADC Calibration Register |

**Table 4-22 Temperature Sensor Register Address Map**  
**(TSENSOR\_BASE = \$00 F270)**  
*Temperature Sensor is NOT available in the 56F8135 device*

| Register Acronym | Address Offset | Register Description |
|------------------|----------------|----------------------|
| TSENSOR_CNTL     | \$0            | Control Register     |

**Table 4-23 Serial Communication Interface 0 Registers Address Map**  
**(SCIO\_BASE = \$00 F280)**

| Register Acronym | Address Offset | Register Description |
|------------------|----------------|----------------------|
| SCIO_SCIBR       | \$0            | Baud Rate Register   |

**Table 4-38 FlexCAN Registers Address Map  
(FC\_BASE = \$00 F800)  
FlexCAN is NOT available in the 56F8135 device**

| Register Acronym  | Address Offset | Register Description                          |
|-------------------|----------------|---|
| FCMCR             | \$0            | Module Configuration Register                 |
|                   |                | Reserved                                      |
| FCCTL0            | \$3            | Control Register 0 Register                   |
| FCCTL1            | \$4            | Control Register 1 Register                   |
| FCTMR             | \$5            | Free-Running Timer Register                   |
| FCMAXMB           | \$6            | Maximum Message Buffer Configuration Register |
|                   |                | Reserved                                      |
| FCRXGMASK_H       | \$8            | Receive Global Mask High Register             |
| FCRXGMASK_L       | \$9            | Receive Global Mask Low Register              |
| FCRX14MASK_H      | \$A            | Receive Buffer 14 Mask High Register          |
| FCRX14MASK_L      | \$B            | Receive Buffer 14 Mask Low Register           |
| FCRX15MASK_H      | \$C            | Receive Buffer 15 Mask High Register          |
| FCRX15MASK_L      | \$D            | Receive Buffer 15 Mask Low Register           |
|                   |                | Reserved                                      |
| FCSTATUS          | \$10           | Error and Status Register                     |
| FCIMASK1          | \$11           | Interrupt Masks 1 Register                    |
| FCIFLAG1          | \$12           | Interrupt Flags 1 Register                    |
| FCR/T_ERROR_CNTRS | \$13           | Receive and Transmit Error Counters Register  |
|                   |                | Reserved                                      |
|                   |                | Reserved                                      |
|                   |                | Reserved                                      |
| FCMB0_CONTROL     | \$40           | Message Buffer 0 Control / Status Register    |
| FCMB0_ID_HIGH     | \$41           | Message Buffer 0 ID High Register             |
| FCMB0_ID_LOW      | \$42           | Message Buffer 0 ID Low Register              |
| FCMB0_DATA        | \$43           | Message Buffer 0 Data Register                |
| FCMB0_DATA        | \$44           | Message Buffer 0 Data Register                |
| FCMB0_DATA        | \$45           | Message Buffer 0 Data Register                |
| FCMB0_DATA        | \$46           | Message Buffer 0 Data Register                |
|                   |                | Reserved                                      |
| FCMSB1_CONTROL    | \$48           | Message Buffer 1 Control / Status Register    |
| FCMSB1_ID_HIGH    | \$49           | Message Buffer 1 ID High Register             |

### 5.3.2 Interrupt Nesting

Interrupt exceptions may be nested to allow an IRQ of higher priority than the current exception to be serviced. The following tables define the nesting requirements for each priority level.

**Table 5-1 Interrupt Mask Bit Definition**

| SR[9] <sup>1</sup> | SR[8] <sup>1</sup> | Permitted Exceptions  | Masked Exceptions  |
|--------------------|--------------------|-----------------------|--------------------|
| 0                  | 0                  | Priorities 0, 1, 2, 3 | None               |
| 0                  | 1                  | Priorities 1, 2, 3    | Priority 0         |
| 1                  | 0                  | Priorities 2, 3       | Priorities 0, 1    |
| 1                  | 1                  | Priority 3            | Priorities 0, 1, 2 |

1. Core status register bits indicating current interrupt mask within the core.

**Table 5-2. Interrupt Priority Encoding**

| IPIC_LEVEL[1:0] <sup>1</sup> | Current Interrupt Priority Level | Required Nested Exception Priority |
|------------------------------|----------------------------------|------------------------------------|
| 00                           | No Interrupt or SWILP            | Priorities 0, 1, 2, 3              |
| 01                           | Priority 0                       | Priorities 1, 2, 3                 |
| 10                           | Priority 1                       | Priorities 2, 3                    |
| 11                           | Priorities 2 or 3                | Priority 3                         |

1. See IPIC field definition in [Part 5.6.30.2](#)

### 5.3.3 Fast Interrupt Handling

Fast interrupts are described in the **DSP56F800E Reference Manual**. The interrupt controller recognizes fast interrupts before the core does.

A fast interrupt is defined (to the ITCN) by:

1. Setting the priority of the interrupt as level 2, with the appropriate field in the IPR registers
2. Setting the FIMn register to the appropriate vector number
3. Setting the FIVALn and FIVAHn registers with the address of the code for the fast interrupt

When an interrupt occurs, its vector number is compared with the FIM0 and FIM1 register values. If a match occurs, and it is a level 2 interrupt, the ITCN handles it as a fast interrupt. The ITCN takes the vector address from the appropriate FIVALn and FIVAHn registers, instead of generating an address that is an offset from the VBA.

The core then fetches the instruction from the indicated vector address and if it is not a JSR, the core starts its fast interrupt handling.

### 5.6.10.7 ADC A Conversion Complete Interrupt Priority Level (ADCA\_CC IPL)—Bits 3–2

This field is used to set the interrupt priority level for IRQs. This IRQ is limited to priorities 0 through 2. They are disabled by default.

- 00 = IRQ disabled (default)
- 01 = IRQ is priority level 0
- 10 = IRQ is priority level 1
- 11 = IRQ is priority level 2

### 5.6.10.8 ADC B Conversion Complete Interrupt Priority Level (ADCB\_CC IPL)—Bits 1–0

This field is used to set the interrupt priority level for IRQs. This IRQ is limited to priorities 0 through 2. They are disabled by default.

- 00 = IRQ disabled (default)
- 01 = IRQ is priority level 0
- 10 = IRQ is priority level 1
- 11 = IRQ is priority level 2

## 5.6.11 Vector Base Address Register (VBA)

| Base + \$A | 15 | 14 | 13 | 12                  | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------------|----|----|----|---------------------|----|----|---|---|---|---|---|---|---|---|---|---|
| Read       | 0  | 0  | 0  | VECTOR BASE ADDRESS |    |    |   |   |   |   |   |   |   |   |   |   |
| Write      |    |    |    |                     |    |    |   |   |   |   |   |   |   |   |   |   |
| RESET      | 0  | 0  | 0  | 0                   | 0  | 0  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

Figure 5-13 Vector Base Address Register (VBA)

### 5.6.11.1 Reserved—Bits 15–13

This bit field is reserved or not implemented. It is read as 0 and cannot be modified by writing.

### 5.6.11.2 Interrupt Vector Base Address (VECTOR BASE ADDRESS)—Bits 12–0

The contents of this register determine the location of the Vector Address Table. The value in this register is used as the upper 13 bits of the interrupt Vector Address Bus (VAB[20:0]). The lower eight bits are determined based upon the highest-priority interrupt. They are then appended onto VBA before presenting the full interrupt address to the 56800E core; see [Part 5.3.1](#) for details.

- 1 = No IRQ pending for this vector number

### 5.6.23 IRQ Pending 5 Register (IRQP5)

| Base + \$16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0            |
|-------------|----|----|----|----|----|----|---|---|---|---|---|---|---|---|---|--------------|
| Read        | 1  | 1  | 1  | 1  | 1  | 1  | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | PENDING [81] |
| Write       |    |    |    |    |    |    |   |   |   |   |   |   |   |   |   |              |
| RESET       | 1  | 1  | 1  | 1  | 1  | 1  | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1            |

Figure 5-25 IRQ Pending Register 5 (IRQP5)

#### 5.6.23.1 Reserved—Bits 96–82

This bit field is reserved or not implemented. The bits are read as 1 and cannot be modified by writing.

#### 5.6.23.2 IRQ Pending (PENDING)—Bit 81

This register combines with the other five to represent the pending IRQs for interrupt vector numbers 2 through 81.

- 0 = IRQ pending for this vector number
- 1 = No IRQ pending for this vector number

#### 5.6.24 Reserved—Base + 17

#### 5.6.25 Reserved—Base + 18

#### 5.6.26 Reserved—Base + 19

#### 5.6.27 Reserved—Base + 1A

#### 5.6.28 Reserved—Base + 1B

#### 5.6.29 Reserved—Base + 1C

| Base + \$7 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------------|----|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| Read       | 0  | 1  | 0  | 0  | 0  | 0  | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 0 | 1 |
| Write      |    |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |
| RESET      | 0  | 1  | 0  | 0  | 0  | 0  | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 0 | 1 |

**Figure 6-7 Least Significant Half of JTAG ID (SIM\_LSH\_ID)**

## 6.5.6 SIM Pull-up Disable Register (SIM\_PUDR)

Most of the pins on the chip have on-chip pull-up resistors. Pins which can operate as GPIO can have these resistors disabled via the GPIO function. Non-GPIO pins can have their pull-ups disabled by setting the appropriate bit in this register. Disabling pull-ups is done on a peripheral-by-peripheral basis (for pins not muxed with GPIO). Each bit in the register (see [Figure 6-8](#)) corresponds to a functional group of pins. See [Table 2-2](#) to identify which pins can deactivate the internal pull-up resistor.

| Base + \$8 | 15 | 14    | 13  | 12       | 11                        | 10  | 9     | 8    | 7     | 6 | 5    | 4 | 3    | 2 | 1 | 0 |
|------------|----|-------|-----|----------|---------------------------|-----|-------|------|-------|---|------|---|------|---|---|---|
| Read       | 0  | PWMA1 | CAN | EMI_MODE | $\overline{\text{RESET}}$ | IRQ | XBOOT | PWMB | PWMA0 | 0 | CTRL | 0 | JTAG | 0 | 0 | 0 |
| Write      |    |       |     |          |                           |     |       |      |       |   |      |   |      |   |   |   |
| RESET      | 0  | 0     | 0   | 0        | 0                         | 0   | 0     | 0    | 0     | 0 | 0    | 0 | 0    | 0 | 0 | 0 |

**Figure 6-8 SIM Pull-up Disable Register (SIM\_PUDR)**

### 6.5.6.1 Reserved—Bit 15

This bit field is reserved or not implemented. It is read as 0 and cannot be modified by writing.

### 6.5.6.2 PWMA1—Bit 14

This bit controls the pull-up resistors on the FAULTA3 pin.

### 6.5.6.3 CAN—Bit 13

This bit controls the pull-up resistors on the CAN\_RX pin.

### 6.5.6.4 EMI\_MODE—Bit 12

This bit controls the pull-up resistors on the EMI\_MODE pin.

**Note:** In this package, this input pin is double-bonded with the adjacent  $V_{SS}$  pin and this bit should be changed to a 1 in order to reduce power consumption.

### 6.5.6.5 $\overline{\text{RESET}}$ —Bit 11

This bit controls the pull-up resistors on the  $\overline{\text{RESET}}$  pin.

### 6.5.6.6 IRQ—Bit 10

This bit controls the pull-up resistors on the  $\overline{\text{IRQA}}$  and  $\overline{\text{IRQB}}$  pins.

### 6.5.7.1 Reserved—Bits 15–10

This bit field is reserved or not implemented. It is read as 0 and cannot be modified by writing.

### 6.5.7.2 Alternate GPIO\_B Peripheral Function for A23 (A23)—Bit 9

- 0 = Peripheral output function of GPIOB[7] is defined to be A[23]
- 1 = Peripheral output function of GPIOB[7] is defined to be the oscillator clock (MSTR\_OSC, see [Figure 3-4](#))

### 6.5.7.3 Alternate GPIO\_B Peripheral Function for A22 (A22)—Bit 8

- 0 = Peripheral output function of GPIOB[6] is defined to be A[22]
- 1 = Peripheral output function of GPIOB[6] is defined to be SYS\_CLK2

### 6.5.7.4 Alternate GPIO\_B Peripheral Function for A21 (A21)—Bit 7

- 0 = Peripheral output function of GPIOB[5] is defined to be A[21]
- 1 = Peripheral output function of GPIOB[5] is defined to be SYS\_CLK

### 6.5.7.5 Alternate GPIO\_B Peripheral Function for A20 (A20)—Bit 6

- 0 = Peripheral output function of GPIOB[4] is defined to be A[20]
- 1 = Peripheral output function of GPIOB[4] is defined to be the prescaler clock (FREF, see [Figure 3-4](#))

### 6.5.7.6 Clockout Disable (CLKDIS)—Bit 5

- 0 = CLKOUT output is enabled and will output the signal indicated by CLKOSEL
- 1 = CLKOUT is tri-stated

### 6.5.7.7 CLockout Select (CLKOSEL)—Bits 4–0

Selects clock to be muxed out on the CLKO pin.

- 00000 = SYS\_CLK (from OCCS - DEFAULT)
- 00001 = Reserved for factory test—56800E clock
- 00010 = Reserved for factory test—XRAM clock
- 00011 = Reserved for factory test—PFLASH odd clock
- 00100 = Reserved for factory test—PFLASH even clock
- 00101 = Reserved for factory test—BFLASH clock
- 00110 = Reserved for factory test—DFLASH clock
- 00111 = Oscillator output
- 01000 =  $F_{out}$  (from OCCS)
- 01001 = Reserved for factory test—IPB clock
- 01010 = Reserved for factory test—Feedback (from OCCS, this is path to PLL)
- 01011 = Reserved for factory test—Prescaler clock (from OCCS)
- 01100 = Reserved for factory test—Postscaler clock (from OCCS)
- 01101 = Reserved for factory test—SYS\_CLK2 (from OCCS)

## 10.7 Crystal Oscillator Timing

**Table 10-15 Crystal Oscillator Parameters**

| Characteristic                     | Symbol      | Min  | Typ  | Max | Unit    |
|------------------------------------|-------------|------|------|-----|---------|
| Crystal Start-up time              | $T_{CS}$    | 4    | 5    | 10  | ms      |
| Resonator Start-up time            | $T_{RS}$    | 0.1  | 0.18 | 1   | ms      |
| Crystal ESR                        | $R_{ESR}$   | —    | —    | 120 | ohms    |
| Crystal Peak-to-Peak Jitter        | $T_D$       | 70   | —    | 250 | ps      |
| Crystal Min-Max Period Variation   | $T_{PV}$    | 0.12 | —    | 1.5 | ns      |
| Resonator Peak-to-Peak Jitter      | $T_{RJ}$    | —    | —    | 300 | ps      |
| Resonator Min-Max Period Variation | $T_{RP}$    | —    | —    | 300 | ps      |
| Bias Current, high-drive mode      | $I_{BIASH}$ | —    | 250  | 290 | $\mu A$ |
| Bias Current, low-drive mode       | $I_{BIASL}$ | —    | 80   | 110 | $\mu A$ |
| Quiescent Current, power-down mode | $I_{PD}$    | —    | 0    | 1   | $\mu A$ |

## 10.8 Reset, Stop, Wait, Mode Select, and Interrupt Timing

**Table 10-16 Reset, Stop, Wait, Mode Select, and Interrupt Timing<sup>1,2</sup>**

| Characteristic  | Symbol          | Typical Min | Typical Max | Unit | See Figure           |
|---|-----------------|-------------|-------------|------|----------------------|
| Minimum $\overline{RESET}$ Assertion Duration   | $t_{RA}$        | 16T         | —           | ns   | <a href="#">10-4</a> |
| Edge-sensitive Interrupt Request Width  | $t_{IRW}$       | 1.5T        | —           | ns   | <a href="#">10-5</a> |
| $\overline{IRQA}$ , $\overline{IRQB}$ Assertion to General Purpose Output Valid, caused by first instruction execution in the interrupt service routine | $t_{IG}$        | 18T         | —           | ns   | <a href="#">10-6</a> |
|   | $t_{IG} - FAST$ | 14T         | —           |      |                      |
| $\overline{IRQA}$ Width Assertion to Recover from Stop State <sup>3</sup>   | $t_{IW}$        | 1.5T        | —           | ns   | <a href="#">10-8</a> |

1. In the formulas, T = clock cycle. For an operating frequency of 60MHz, T = 16.67ns. At 8MHz (used during Reset and Stop modes), T = 125ns.

2. Parameters listed are guaranteed by design.

3. The interrupt instruction fetch is visible on the pins only in Mode 3.

**Table 10-23 ADC Parameters (Continued)**

| Characteristic                        | Symbol | Min | Typ  | Max | Unit |
|---------------------------------------|--------|-----|------|-----|------|
| Signal-to-noise plus distortion ratio | SINAD  | —   | 59.1 | —   | db   |
| Total Harmonic Distortion             | THD    | —   | 60.6 | —   | db   |
| Spurious Free Dynamic Range           | SFDR   | —   | 61.1 | —   | db   |
| Effective Number Of Bits <sup>8</sup> | ENOB   | —   | 9.6  | —   | Bits |

1. INL measured from  $V_{in} = .1V_{REFH}$  to  $V_{in} = .9V_{REFH}$   
10% to 90% Input Signal Range

2. LSB = Least Significant Bit

3. ADC clock cycles

4. Assumes each voltage reference pin is bypassed with 0.1 $\mu$ F ceramic capacitors to ground

5. The current that can be injected or sourced from an unselected ADC signal input without impacting the performance of the ADC. This allows the ADC to operate in noisy industrial environments where inductive flyback is possible.

6. Absolute error includes the effects of both gain error and offset error.

7. Please see the **56F8300 Peripheral User's Manual** for additional information on ADC calibration.

8.  $ENOB = (SINAD - 1.76)/6.02$

C, the internal [dynamic component], is classic  $C \cdot V^2 \cdot F$  CMOS power dissipation corresponding to the 56800E core and standard cell logic.

D, the external [dynamic component], reflects power dissipated on-chip as a result of capacitive loading on the external pins of the chip. This is also commonly described as  $C \cdot V^2 \cdot F$ , although simulations on two of the IO cell types used on the device reveal that the power-versus-load curve does have a non-zero Y-intercept.

**Table 10-24 IO Loading Coefficients at 10MHz**

|             | Intercept | Slope       |
|-------------|-----------|-------------|
| PDU08DGZ_ME | 1.3       | 0.11mW / pF |
| PDU04DGZ_ME | 1.15mW    | 0.11mW / pF |