



Welcome to **E-XFL.COM** 

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Active
Core Processor	ARM® Cortex®-M3
Core Size	32-Bit Single-Core
Speed	24MHz
Connectivity	I <sup>2</sup> C, IrDA, LINbus, SPI, UART/USART
Peripherals	DMA, PDR, POR, PVD, PWM, Temp Sensor, WDT
Number of I/O	51
Program Memory Size	384KB (384K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	32K x 8
Voltage - Supply (Vcc/Vdd)	2V ~ 3.6V
Data Converters	A/D 16x12b; D/A 2x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	64-LQFP
Supplier Device Package	64-LQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/stmicroelectronics/stm32f100rdt7b

# **Contents**

2	Desc	cription		. 10
	2.1	Device	overview	11
	2.2	Overvi	ew	. 14
		2.2.1	ARM® Cortex®-M3 core with embedded Flash and SRAM	14
		2.2.2	Embedded Flash memory	14
		2.2.3	CRC (cyclic redundancy check) calculation unit	14
		2.2.4	Embedded SRAM	14
		2.2.5	FSMC (flexible static memory controller)	14
		2.2.6	LCD parallel interface	14
		2.2.7	Nested vectored interrupt controller (NVIC)	15
		2.2.8	External interrupt/event controller (EXTI)	15
		2.2.9	Clocks and startup	15
		2.2.10	Boot modes	15
		2.2.11	Power supply schemes	16
		2.2.12	Power supply supervisor	16
		2.2.13	Voltage regulator	16
		2.2.14	Low-power modes	16
		2.2.15	DMA	17
		2.2.16	RTC (real-time clock) and backup registers	17
		2.2.17	Timers and watchdogs	17
		2.2.18	I <sup>2</sup> C bus	20
		2.2.19	Universal synchronous/asynchronous receiver transmitter (USART)	20
		2.2.20	Universal asynchronous receiver transmitter (UART)	20
		2.2.21	Serial peripheral interface (SPI)	20
		2.2.22	GPIOs (general-purpose inputs/outputs)	21
		2.2.23	Remap capability	21
		2.2.24	ADC (analog-to-digital converter)	21
		2.2.25	DAC (digital-to-analog converter)	21
		2.2.26	Temperature sensor	22
		2.2.27	Serial wire JTAG debug port (SWJ-DP)	22
3	Pino	uts and	pin descriptions	. 23



# List of tables

Table 45.	I/O AC characteristics	75
Table 46.	NRST pin characteristics	
Table 47.	TIMx characteristics	
Table 48.	I <sup>2</sup> C characteristics	
Table 49.	SCL frequency (f <sub>PCLK1</sub> = 24 MHz, V <sub>DD</sub> = 3.3 V)	
Table 50.	SPI characteristics	
Table 51.	ADC characteristics	
Table 52.	R <sub>AIN</sub> max for f <sub>ADC</sub> = 12 MHz	
Table 53.	ADC accuracy - limited test conditions	
Table 54.	ADC accuracy	
Table 55.	DAC characteristics	
Table 56.	TS characteristics	
Table 57.	LQFP144 - 144-pin, 20 x 20 mm low-profile quad flat package	
	mechanical data	92
Table 58.	LQPF100 - 100-pin, 14 x 14 mm low-profile quad flat package	
	mechanical data	94
Table 59.	LQFP64 - 64-pin, 10 x 10 mm low-profile quad flat package	
	mechanical data	97
Table 60.	Package thermal characteristics	
Table 61.	Ordering information scheme	
Table 62	Document revision history	104



# List of figures

Figure 1.	STM32F100xx value line block diagram	12
Figure 2.	Clock tree	13
Figure 3.	STM32F100xx value line LQFP144 pinout	23
Figure 4.	STM32F100xx value line LQFP100 pinout	24
Figure 5.	STM32F100xx value line in LQFP64 pinout	25
Figure 6.	Memory map	34
Figure 7.	Pin loading conditions	36
Figure 8.	Pin input voltage	36
Figure 9.	Power supply scheme	36
Figure 10.	Current consumption measurement scheme	37
Figure 11.	High-speed external clock source AC timing diagram	51
Figure 12.	Low-speed external clock source AC timing diagram	51
Figure 13.	Typical application with an 8 MHz crystal	
Figure 14.	Typical application with a 32.768 kHz crystal	
Figure 15.	Asynchronous non-multiplexed SRAM/PSRAM/NOR read waveforms	57
Figure 16.	Asynchronous non-multiplexed SRAM/PSRAM/NOR write waveforms	59
Figure 17.	Asynchronous multiplexed PSRAM/NOR read waveforms	
Figure 18.	Asynchronous multiplexed PSRAM/NOR write waveforms	61
Figure 19.	Synchronous multiplexed NOR/PSRAM read timings	62
Figure 20.	Synchronous multiplexed PSRAM write timings	64
Figure 21.	Synchronous non-multiplexed NOR/PSRAM read timings	66
Figure 22.	Synchronous non-multiplexed PSRAM write timings	67
Figure 23.	Standard I/O input characteristics - CMOS port	
Figure 24.	Standard I/O input characteristics - TTL port	72
Figure 25.	5 V tolerant I/O input characteristics - CMOS port	73
Figure 26.	5 V tolerant I/O input characteristics - TTL port	
Figure 27.	I/O AC characteristics definition	76
Figure 28.	Recommended NRST pin protection	77
Figure 29.	I <sup>2</sup> C bus AC waveforms and measurement circuit	80
Figure 30.	SPI timing diagram - slave mode and CPHA = 0	82
Figure 31.	SPI timing diagram - slave mode and CPHA = 1	82
Figure 32.	SPI timing diagram - master mode	83
Figure 33.	ADC accuracy characteristics	
Figure 34.	Typical connection diagram using the ADC	
Figure 35.	Power supply and reference decoupling (V <sub>REF+</sub> not connected to V <sub>DDA</sub> )	
Figure 36.	Power supply and reference decoupling (V <sub>REF+</sub> connected to V <sub>DDA</sub> )	
Figure 37.	12-bit buffered /non-buffered DAC	
Figure 38.	LQFP144 - 144-pin, 20 x 20 mm low-profile quad flat	
· ·	package outline	91
Figure 39.	LQFP144 - 144-pin, 20 x 20 mm low-profile quad flat package	
· ·	recommended footprint	93
Figure 40.	LQFP144 marking example (package top view)	93
Figure 41.	LQFP100 – 14 x 14 mm 100 pin low-profile quad flat package outline	
Figure 42.	LQFP100 - 100-pin, 14 x 14 mm low-profile quad flat	
Ū	recommended footprint	95
Figure 43.	LQFP100 marking example (package top view)	96
Figure 44.	LQFP64 – 10 x 10 mm 64 pin low-profile quad flat package outline	
Figure 45.	LQFP64 - 64-pin, 10 x 10 mm low-profile quad flat recommended footprint	



Liet	٥f	fic	ures
LIST	OI.	пu	ures

# STM32F100xC, STM32F100xD, STM32F100xE

Figure 46.	LQFP64 marking example (package top view)	. 99
Figure 47.	LQFP100 P <sub>D</sub> max vs. T <sub>A</sub>	102



# 1 Introduction

This datasheet provides the ordering information and mechanical device characteristics of the STM32F100xC, STM32F100xD and STM32F100xE value line microcontrollers. In the rest of the document, the STM32F100xC, STM32F100xD and STM32F100xE are referred to as high-density value line devices.

This STM32F100xC, STM32F100xD and STM32F100xE datasheet should be read in conjunction with the STM32F100xx high-density ARM®-based 32-bit MCUs *reference manual (RM0059)*. For information on programming, erasing and protection of the internal Flash memory please refer to the *STM32F100xx high-density value line Flash programming manual (PM0072)*. The reference and Flash programming manuals are both available from the STMicroelectronics website *www.st.com*.

For information on the Cortex<sup>®</sup>-M3 core please refer to the Cortex<sup>®</sup>-M3 Technical Reference Manual, available from the http://infocenter.arm.com.





specific LCD interfaces. This LCD parallel interface capability makes it easy to build costeffective graphic applications using LCD modules with embedded controllers or highperformance solutions using external controllers with dedicated acceleration.

# 2.2.7 Nested vectored interrupt controller (NVIC)

The STM32F100xx value line embeds a nested vectored interrupt controller able to handle up to 60 maskable interrupt channels (not including the 16 interrupt lines of Cortex<sup>®</sup>-M3) and 16 priority levels.

- Closely coupled NVIC gives low latency interrupt processing
- Interrupt entry vector table address passed directly to the core
- Closely coupled NVIC core interface
- Allows early processing of interrupts
- Processing of *late arriving* higher priority interrupts
- · Support for tail-chaining
- Processor state automatically saved
- Interrupt entry restored on interrupt exit with no instruction overhead

This hardware block provides flexible interrupt management features with minimal interrupt latency.

### 2.2.8 External interrupt/event controller (EXTI)

The external interrupt/event controller consists of 18 edge detector lines used to generate interrupt/event requests. Each line can be independently configured to select the trigger event (rising edge, falling edge, both) and can be masked independently. A pending register maintains the status of the interrupt requests. The EXTI can detect an external line with a pulse width shorter than the Internal APB2 clock period. Up to 112 GPIOs can be connected to the 16 external interrupt lines.

# 2.2.9 Clocks and startup

System clock selection is performed on startup, however the internal RC 8 MHz oscillator is selected as default CPU clock on reset. An external 4-24 MHz clock can be selected, in which case it is monitored for failure. If failure is detected, the system automatically switches back to the internal RC oscillator. A software interrupt is generated if enabled. Similarly, full interrupt management of the PLL clock entry is available when necessary (for example on failure of an indirectly used external crystal, resonator or oscillator).

Several prescalers allow the configuration of the AHB frequency, the high-speed APB (APB2) and the low-speed APB (APB1) domains. The maximum frequency of the AHB and the APB domains is 24 MHz.

#### 2.2.10 Boot modes

At startup, boot pins are used to select one of three boot options:

- Boot from user Flash
- Boot from system memory
- Boot from embedded SRAM



either in normal or in low power mode.

The device can be woken up from Stop mode by any of the EXTI line. The EXTI line source can be one of the 16 external lines, the PVD output or the RTC alarm.

#### Standby mode

The Standby mode is used to achieve the lowest power consumption. The internal voltage regulator is switched off so that the entire 1.8 V domain is powered off. The PLL, the HSI RC and the HSE crystal oscillators are also switched off. After entering Standby mode, SRAM and register contents are lost except for registers in the Backup domain and Standby circuitry.

The device exits Standby mode when an external reset (NRST pin), a IWDG reset, a rising edge on the WKUP pin, or an RTC alarm occurs.

Note:

The RTC, the IWDG, and the corresponding clock sources are not stopped by entering Stop or Standby mode.

#### 2.2.15 DMA

The flexible 12-channel general-purpose DMA is able to manage memory-to-memory, peripheral-to-memory and memory-to-peripheral transfers. The two DMA controllers support circular buffer management avoiding the generation of interrupts when the controller reaches the end of the buffer.

Each channel is connected to dedicated hardware DMA requests, with support for software trigger on each channel. Configuration is made by software and transfer sizes between source and destination are independent.

The DMA can be used with the main peripherals: SPI, DAC,  $I^2$ C, USART, all timers and ADC.

# 2.2.16 RTC (real-time clock) and backup registers

The RTC and the backup registers are supplied through a switch that takes power either on  $V_{DD}$  supply when present or through the  $V_{BAT}$  pin. The backup registers are ten 16-bit registers used to store 20 bytes of user application data when  $V_{DD}$  power is not present.

The real-time clock provides a set of continuously running counters which can be used with suitable software to provide a clock calendar function, and provides an alarm interrupt and a periodic interrupt. It is clocked by a 32.768 kHz external crystal, resonator or oscillator, the internal low power RC oscillator or the high-speed external clock divided by 128. The internal low power RC has a typical frequency of 40 kHz. The RTC can be calibrated using an external 512 Hz output to compensate for any natural crystal deviation. The RTC features a 32-bit programmable counter for long term measurement using the Compare register to generate an alarm. A 20-bit prescaler is used for the time base clock and is by default configured to generate a time base of 1 second from a clock at 32.768 kHz.

#### 2.2.17 Timers and watchdogs

The STM32F100xx devices include an advanced-control timer, nine general-purpose timers, two basic timers and two watchdog timers.

Table 3 compares the features of the advanced-control, general-purpose and basic timers.



#### TIM2, TIM3, TIM4, TIM5

STM32F100xx devices feature four synchronizable 4-channel general-purpose timers. These timers are based on a 16-bit auto-reload up/downcounter and a 16-bit prescaler. They feature 4 independent channels each for input capture/output compare, PWM or one-pulse mode output. This gives up to 12 input captures/output compares/PWMs on the largest packages.

The TIM2, TIM3, TIM4, TIM5 general-purpose timers can work together or with the TIM1 advanced-control timer via the Timer Link feature for synchronization or event chaining.

TIM2, TIM3, TIM4, TIM5 all have independent DMA request generation.

These timers are capable of handling quadrature (incremental) encoder signals and the digital outputs from 1 to 3 hall-effect sensors.

Their counters can be frozen in debug mode.

# TIM12, TIM13 and TIM14

These timers are based on a 16-bit auto-reload upcounter and a 16-bit prescaler.

TIM12 has two independent channels, whereas TIM13 and TIM14 feature one single channel for input capture/output compare, PWM or one-pulse mode output.

Their counters can be frozen in debug mode.

#### TIM15, TIM16 and TIM17

These timers are based on a 16-bit auto-reload upcounter and a 16-bit prescaler.

TIM15 has two independent channels, whereas TIM16 and TIM17 feature one single channel for input capture/output compare, PWM or one-pulse mode output.

The TIM15, TIM16 and TIM17 timers can work together, and TIM15 can also operate with TIM1 via the Timer Link feature for synchronization or event chaining.

TIM15 can be synchronized with TIM16 and TIM17.

TIM15, TIM16, and TIM17 have a complementary output with dead-time generation and independent DMA request generation

Their counters can be frozen in debug mode.

#### Basic timers TIM6 and TIM7

These timers are mainly used for DAC trigger generation. They can also be used as a generic 16-bit time base.

#### Independent watchdog

The independent watchdog is based on a 12-bit downcounter and 8-bit prescaler. It is clocked from an independent 40 kHz internal RC and as it operates independently from the main clock, it can operate in Stop and Standby modes. It can be used as a watchdog to reset the device when a problem occurs, or as a free running timer for application timeout management. It is hardware or software configurable through the option bytes. The counter can be frozen in debug mode.






Figure 5. STM32F100xx value line in LQFP64 pinout

Table 4. High-density STM32F100xx pin definitions

	Pins				(2		Alternate function	ons <sup>(4)</sup>
LQFP144	LQFP100	LQFP64	Pin name	Type <sup>(1)</sup>	I/O Level <sup>(2)</sup>	Main function <sup>(3)</sup> (after reset)	Default	Remap
1	1	-	PE2	I/O	FT	PE2	TRACECK/ FSMC_A23	-
2	2	1	PE3	I/O	FT	PE3	TRACED0/FSMC_A19	-
3	3	-	PE4	I/O	FT	PE4	TRACED1/FSMC_A20	-
4	4	-	PE5	I/O	FT	PE5	TRACED2/FSMC_A21	-
5	5	-	PE6	I/O	FT	PE6	TRACED3/FSMC_A22	-
6	6	1	V <sub>BAT</sub>	S	-	$V_{BAT}$	-	-
7	7	2	PC13-TAMPER- RTC <sup>(5)</sup>	I/O	1	PC13 <sup>(6)</sup>	TAMPER-RTC	-
8	8	3	PC14- OSC32_IN <sup>(5)</sup>	I/O	-	PC14 <sup>(6)</sup>	OSC32_IN	-
9	9	4	PC15- OSC32_OUT <sup>(5)</sup>	I/O	-	PC15 <sup>(6)</sup>	OSC32_OUT	-
10	-	-	PF0	I/O	FT	PF0	FSMC_A0	-
11	-	-	PF1	I/O	FT	PF1	FSMC_A1	-
12	-	-	PF2	I/O	FT	PF2	FSMC_A2	-
13	-	-	PF3	I/O	FT	PF3	FSMC_A3	-



Table 16. Typical and maximum current consumptions in Stop and Standby modes

				M				
Symbol	Parameter	Conditions	V <sub>DD</sub> /V <sub>BAT</sub> = 2.0 V	V <sub>DD</sub> /V <sub>BAT</sub> = 2.4 V	V <sub>DD</sub> /V <sub>BAT</sub> = 3.3 V	T <sub>A</sub> = 85 °C	T <sub>A</sub> = 105 °C	Unit
I <sub>DD</sub>	Supply current in Stop mode	Regulator in Run mode, Low-speed and high-speed internal RC oscillators and high-speed oscillator OFF (no independent watchdog)	-	-	31	320	670	
		Regulator in Low-Power mode, Low-speed and high-speed internal RC oscillators and high-speed oscillator OFF (no independent watchdog)	-	-	24	305	650	
	Supply current in Standby mode	Low-speed internal RC oscillator and independent watchdog ON	-	-	3.2	-	-	μΑ
		Low-speed internal RC oscillator ON, independent watchdog OFF	-	-	3.1	-	-	
		Low-speed internal RC oscillator and independent watchdog OFF, low-speed oscillator and RTC OFF	-	-	2.2	3.9	5.7	
I <sub>DD_VBAT</sub>	Backup domain supply current	Low-speed oscillator and RTC ON	1.0	1.2	1.4	2	2.3	

<sup>1.</sup> Typical values are measured at  $T_A$  = 25 °C.

#### **Typical current consumption**

The MCU is placed under the following conditions:

- All I/O pins are in input mode with a static value at V<sub>DD</sub> or V<sub>SS</sub> (no load)
- All peripherals are disabled except if it is explicitly mentioned
- When the peripherals are enabled  $f_{PCLK1} = f_{HCLK}/4$ ,  $f_{PCLK2} = f_{HCLK}/2$ ,  $f_{ADCCLK} = f_{PCLK2}/4$

The parameters given in *Table 17* are derived from tests performed under the ambient temperature and  $V_{DD}$  supply voltage conditions summarized in *Table 9*.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f <sub>HSE_ext</sub>	User external clock source frequency <sup>(1)</sup>		1	8	24	MHz
V <sub>HSEH</sub>	OSC_IN input pin high level voltage <sup>(1)</sup>		0.7V <sub>DD</sub>	-	V <sub>DD</sub>	V
V <sub>HSEL</sub>	OSC_IN input pin low level voltage <sup>(1)</sup>	-	V <sub>SS</sub>	-	0.3V <sub>DD</sub>	V
$\begin{matrix} t_{w(\text{HSE})} \\ t_{w(\text{HSE})} \end{matrix}$	OSC_IN high or low time <sup>(1)</sup>		5	ı	-	ns
$t_{r(HSE)} \ t_{f(HSE)}$	OSC_IN rise or fall time <sup>(1)</sup>		-	-	20	113
C <sub>in(HSE)</sub>	OSC_IN input capacitance <sup>(1)</sup>	-	-	5	-	pF
DuCy <sub>(HSE)</sub>	Duty cycle <sup>(1)</sup>	-	45	-	55	%
ΙL	OSC_IN Input leakage current	$V_{SS} \leq V_{IN} \leq V_{DD}$	-	-	±1	μA

Table 20. High-speed external user clock characteristics

## Low-speed external user clock generated from an external source

The characteristics given in *Table 21* result from tests performed using an low-speed external clock source, and under the ambient temperature and supply voltage conditions summarized in *Table 9*.

Symbol **Parameter Conditions** Min Тур Max Unit User external clock source 1000 32.768 kHz f<sub>LSE\_ext</sub> frequency<sup>(1)</sup> OSC32\_IN input pin high level  $V_{LSEH}$  $0.7V_{DD}$  $V_{DD} \\$ voltage<sup>(1)</sup> ٧ OSC32 IN input pin low level  $0.3V_{DD}$  $V_{LSEL}$  $V_{SS}$ voltage<sup>(1)</sup> t<sub>w(LSE)</sub> OSC32\_IN high or low time<sup>(1)</sup> 450 t<sub>w(LSE)</sub> ns t<sub>r(LSE)</sub> OSC32 IN rise or fall time<sup>(1)</sup> 50  $t_{f(LSE)}$ OSC32 IN input capacitance<sup>(1)</sup> 5 pF C<sub>in(LSE)</sub> Duty cycle<sup>(1)</sup> DuCy<sub>(LSE)</sub> 30 70 %

 $V_{SS} \leq V_{IN} \leq V_{DD}$ 


±1

μΑ

Table 21. Low-speed external user clock characteristics

 $I_{\mathsf{L}}$ 

OSC32 IN Input leakage current



<sup>1.</sup> Guaranteed by design, not tested in production.

<sup>1.</sup> Guaranteed by design, not tested in production.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
C <sub>L1</sub> C <sub>L2</sub> <sup>(3)</sup>	Recommended load capacitance versus equivalent serial resistance of the crystal (R <sub>S</sub> ) <sup>(4)</sup>	R <sub>S</sub> = 30 Ω	-	30	-	pF
i <sub>2</sub>	HSE driving current	$V_{DD}$ = 3.3 V $V_{IN}$ = $V_{SS}$ with 30 pF load	-	-	1	mA
9 <sub>m</sub>	Oscillator transconductance	Startup	25	-	1	mA/V
t <sub>SU(HSE)</sub>	Startup time	V <sub>DD</sub> is stabilized	-	2	ı	ms

Table 22. HSE 4-24 MHz oscillator characteristics (1)(2)

- 1. Resonator characteristics given by the crystal/ceramic resonator manufacturer.
- 2. Based on characterization, not tested in production.
- 3. It is recommended to use high-quality external ceramic capacitors in the 5 pF to 25 pF range (typ.), designed for high-frequency applications, and selected to match the requirements of the crystal or resonator. C<sub>L1</sub> and C<sub>L2</sub> are usually the same size. The crystal manufacturer typically specifies a load capacitance which is the series combination of C<sub>L1</sub> and C<sub>L2</sub>. PCB and MCU pin capacitance must be included (10 pF can be used as a rough estimate of the combined pin and board capacitance) when sizing C<sub>L1</sub> and C<sub>L2</sub>.
- 4. The relatively low value of the RF resistor offers a good protection against issues resulting from use in a humid environment, due to the induced leakage and the bias condition change. However, it is recommended to take this point into account if the MCU is used in tough humidity conditions.
- t<sub>SU(HSE)</sub> is the startup time measured from the moment it is enabled (by software) to a stabilized 8 MHz oscillation is reached. This value is measured for a standard crystal resonator and it can vary significantly with the crystal manufacturer




Figure 13. Typical application with an 8 MHz crystal

1.  $R_{\text{EXT}}$  value depends on the crystal characteristics.

# Low-speed external clock generated from a crystal/ceramic resonator

The low-speed external (LSE) clock can be supplied with a 32.768 kHz crystal/ceramic resonator oscillator. All the information given in this paragraph are based on characterization results obtained with typical external components specified in *Table 23*. In the application, the resonator and the load capacitors have to be placed as close as possible to the oscillator pins in order to minimize output distortion and startup stabilization time. Refer to the crystal resonator manufacturer for more details on the resonator characteristics (frequency, package, accuracy).

Note: For  $C_{L1}$  and  $C_{L2}$  it is recommended to use high-quality ceramic capacitors in the 5 pF to 15 pF range selected to match the requirements of the crystal or resonator.  $C_{L1}$  and  $C_{L2}$ , are usually the same size. The crystal manufacturer typically specifies a load capacitance which






Figure 17. Asynchronous multiplexed PSRAM/NOR read waveforms

Table 32. Asynchronous multiplexed PSRAM/NOR read timings<sup>(1)(2)</sup>

Symbol	Parameter	Min	Max	Unit
$t_{w(NE)}$	FSMC_NE low time	7T <sub>HCLK</sub> – 2	7T <sub>HCLK</sub> + 2	ns
t <sub>v(NOE_NE)</sub>	FSMC_NEx low to FSMC_NOE low	3T <sub>HCLK</sub> - 0.5	3T <sub>HCLK</sub> + 1.5	ns
t <sub>w(NOE)</sub>	FSMC_NOE low time	4T <sub>HCLK</sub> – 1	4T <sub>HCLK</sub> + 2	ns
t <sub>h(NE_NOE)</sub>	FSMC_NOE high to FSMC_NE high hold time	-1	-	ns
t <sub>v(A_NE)</sub>	FSMC_NEx low to FSMC_A valid	-	0	ns
t <sub>v(NADV_NE)</sub>	FSMC_NEx low to FSMC_NADV low	3	5	ns
t <sub>w(NADV)</sub>	FSMC_NADV low time	T <sub>HCLK</sub> –1.5	T <sub>HCLK</sub> + 1.5	ns
t <sub>h(AD_NADV)</sub>	FSMC_AD (address) valid hold time after FSMC_NADV high	T <sub>HCLK</sub>	-	ns
t <sub>h(A_NOE)</sub>	Address hold time after FSMC_NOE high	T <sub>HCLK</sub>	-	ns
t <sub>h(BL_NOE)</sub>	FSMC_BL hold time after FSMC_NOE high	0	-	ns
t <sub>v(BL_NE)</sub>	FSMC_NEx low to FSMC_BL valid	-	0	ns
t <sub>su(Data_NE)</sub>	Data to FSMC_NEx high setup time	2T <sub>HCLK</sub> + 24	-	ns
t <sub>su(Data_NOE)</sub>	Data to FSMC_NOE high setup time	2T <sub>HCLK</sub> + 25	-	ns
t <sub>h(Data_NE)</sub>	Data hold time after FSMC_NEx high	0	-	ns
t <sub>h(Data_NOE)</sub>	Data hold time after FSMC_NOE high	0	-	ns

<sup>1.</sup> C<sub>L</sub> = 15 pF.

<sup>2.</sup> Preliminary values.

Table 35. Synchronous multiplexed PSRAM write timings<sup>(1)(2)</sup>

Symbol	Parameter	Min	Max	Unit
t <sub>w(CLK)</sub>	FSMC_CLK period	27.7	-	ns
t <sub>d(CLKL-NExL)</sub>	FSMC_CLK low to FSMC_Nex low (x = 02)	-	2	ns
t <sub>d(CLKL-NExH)</sub>	FSMC_CLK low to FSMC_NEx high (x = 02)	2	-	ns
t <sub>d(CLKL-NADVL)</sub>	FSMC_CLK low to FSMC_NADV low	-	4	ns
t <sub>d(CLKL-NADVH)</sub>	FSMC_CLK low to FSMC_NADV high	5	-	ns
t <sub>d(CLKL-AV)</sub>	FSMC_CLK low to FSMC_Ax valid (x = 1625)	-	0	ns
t <sub>d(CLKL-AIV)</sub>	FSMC_CLK low to FSMC_Ax invalid (x = 1625)	2	-	ns
t <sub>d(CLKL-NWEL)</sub>	FSMC_CLK low to FSMC_NWE low	-	1	ns
t <sub>d(CLKL-NWEH)</sub>	FSMC_CLK low to FSMC_NWE high	1	-	ns
t <sub>d(CLKL-ADV)</sub>	FSMC_CLK low to FSMC_AD[15:0] valid	-	12	ns
t <sub>d(CLKL-ADIV)</sub>	FSMC_CLK low to FSMC_AD[15:0] invalid	3	-	ns
t <sub>d(CLKL-Data)</sub>	FSMC_A/D[15:0] valid after FSMC_CLK low	-	6	ns
t <sub>su(NWAITV-CLKH)</sub>	FSMC_NWAIT valid before FSMC_CLK high	7	-	ns
t <sub>h(CLKH-NWAITV)</sub>	FSMC_NWAIT valid after FSMC_CLK high	2	-	ns
t <sub>d(CLKL-NBLH)</sub>	FSMC_CLK low to FSMC_NBL high	1	-	ns

<sup>1.</sup>  $C_L = 15 pF$ .

<sup>2.</sup> Preliminary values

# 5.3.14 I/O port characteristics

# General input/output characteristics

Unless otherwise specified, the parameters given in *Table 43* are derived from tests performed under the conditions summarized in *Table 9*. All I/Os are CMOS and TTL compliant.

Table 43. I/O static characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit	
V	Standard I/O input low level voltage		-0.3	-	0.28*(V <sub>DD</sub> –2 V)+0.8 V		
$V_{IL}$	I/O FT <sup>(1)</sup> input low level voltage	-	-0.3	-	0.32*(V <sub>DD</sub> -2 V)+0.75 V		
	Standard I/O input high level voltage		0.41*(V <sub>DD</sub> -2 V) +1.3 V	-	V <sub>DD</sub> +0.3	V	
$V_{IH}$	I/O FT <sup>(1)</sup> input high	$V_{DD} > 2 V$	0.42*(\/ 2\+1\/		5.5		
	level voltage $V_{DD} \le 2 V$ $0.42*(V_{DD}-2)+1 V$ -		-	5.2	1		
$V_{hys}$	Standard I/O Schmitt trigger voltage hysteresis <sup>(2)</sup>	-	200	-	-	mV	
,0	I/O FT Schmitt trigger voltage hysteresis <sup>(2)</sup>		5% V <sub>DD</sub> <sup>(3)</sup>	-	-	mV	
-	Input leakage	V <sub>SS</sub> ≤V <sub>IN</sub> ≤V <sub>DD</sub> Standard I/Os	-	-	±1		
I <sub>Ikg</sub>	current <sup>(4)</sup>	V <sub>IN</sub> = 5 V I/O FT	-	-	3	μA	
R <sub>PU</sub>	Weak pull-up equivalent resistor <sup>(5)</sup>	$V_{IN} = V_{SS}$	30	40	50	kΩ	
R <sub>PD</sub>	Weak pull-down equivalent resistor <sup>(5)</sup>	$V_{IN} = V_{DD}$	30	40	50	kΩ	
C <sub>IO</sub>	I/O pin capacitance	-	-	5	-	pF	

- 1. FT = 5V tolerant. To sustain a voltage higher than  $V_{DD}+0.3$  the internal pull-up/pull-down resistors must be disabled.
- 2. Hysteresis voltage between Schmitt trigger switching levels. Guaranteed by design, not tested in production.
- 3. With a minimum of 100 mV.
- 4. Leakage could be higher than max. if negative current is injected on adjacent pins.
- Pull-up and pull-down resistors are designed with a true resistance in series with a switchable PMOS/NMOS. This PMOS/NMOS contribution to the series resistance is minimum (~10% order).

All I/Os are CMOS and TTL compliant (no software configuration required). Their characteristics cover more than the strict CMOS-technology or TTL parameters. The coverage of these requirements is shown in *Figure 23* and *Figure 24* for standard I/Os, and in *Figure 25* and *Figure 26* for 5 V tolerant I/Os.






Figure 27. I/O AC characteristics definition

# 5.3.15 NRST pin characteristics

The NRST pin input driver uses CMOS technology. It is connected to a permanent pull-up resistor, R<sub>PU</sub> (see *Table 43*).

Unless otherwise specified, the parameters given in *Table 46* are derived from tests performed under the ambient temperature and  $V_{DD}$  supply voltage conditions summarized in *Table 9*.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V <sub>IL(NRST)</sub> <sup>(1)</sup>	NRST Input low level voltage	-	-0.5	-	8.0	V
V <sub>IH(NRST)</sub> <sup>(1)</sup>	NRST Input high level voltage	-	2	-	V <sub>DD</sub> +0.5	v
V <sub>hys(NRST)</sub>	NRST Schmitt trigger voltage hysteresis	-	-	200	-	mV
R <sub>PU</sub>	Weak pull-up equivalent resistor <sup>(2)</sup>	$V_{IN} = V_{SS}$	30	40	50	kΩ
V <sub>F(NRST)</sub> <sup>(1)</sup>	NRST Input filtered pulse	-	-	-	100	ns
V <sub>NF(NRST)</sub> <sup>(1)</sup>	NRST Input not filtered pulse	-	300	-	-	ns

Table 46. NRST pin characteristics

<sup>1.</sup> Guaranteed by design, not tested in production.

<sup>2.</sup> The pull-up is designed with a true resistance in series with a switchable PMOS. This PMOS contribution to the series resistance must be minimum (~10% order).




Figure 28. Recommended NRST pin protection

- 1. The reset network protects the device against parasitic resets.
- The user must ensure that the level on the NRST pin can go below the V<sub>IL(NRST)</sub> max level specified in Table 46. Otherwise the reset will not be taken into account by the device.



Table 48. I<sup>2</sup>C characteristics

Symbol	Parameter	Standard mode I <sup>2</sup> C <sup>(1)</sup>		Fast mode I <sup>2</sup> C <sup>(1)(2)</sup>		Unit	
Symbol	Falametei	Min	Max	Min	Max	Jiii	
t <sub>w(SCLL)</sub>	SCL clock low time	4.7	-	1.3	-	μs	
t <sub>w(SCLH)</sub>	SCL clock high time	4.0	-	0.6	-	μδ	
t <sub>su(SDA)</sub>	SDA setup time	250	-	100	-		
t <sub>h(SDA)</sub>	SDA data hold time	0	-	0	900 <sup>(3)</sup>		
t <sub>r(SDA)</sub>	SDA and SCL rise time	-	1000	-	300	ns	
$t_{f(SDA)} \ t_{f(SCL)}$	SDA and SCL fall time	-	300	-	300		
t <sub>h(STA)</sub>	Start condition hold time	4.0	-	0.6	-		
t <sub>su(STA)</sub>	Repeated Start condition setup time	4.7	-	0.6	-	μs	
t <sub>su(STO)</sub>	Stop condition setup time	4.0	-	0.6	-	μs	
t <sub>w(STO:STA)</sub>	Stop to Start condition time (bus free)	4.7	-	1.3	-	μs	
C <sub>b</sub>	Capacitive load for each bus line	-	400	-	400	pF	

<sup>1.</sup> Guaranteed by design, not tested in production.



<sup>2.</sup> f<sub>PCLK1</sub> must be at least 2 MHz to achieve standard mode I<sup>2</sup>C frequencies. It must be at least 4 MHz to achieve fast mode I<sup>2</sup>C frequencies. It must be a multiple of 10 MHz to reach the 400 kHz maximum I2C fast mode clock.

The maximum Data hold time has only to be met if the interface does not stretch the low period of SCL signal.

# 6.3 LQFP100 package information




Figure 41. LQFP100 – 14 x 14 mm 100 pin low-profile quad flat package outline

1. Drawing is not to scale.

Table 58. LQPF100 - 100-pin, 14 x 14 mm low-profile quad flat package mechanical data


Cumbal	millimeters			inches <sup>(1)</sup>			
Symbol	Min	Тур	Max	Min	Тур	Max	
Α	-	-	1.600	-	-	0.0630	
A1	0.050	-	0.150	0.0020	-	0.0059	
A2	1.350	1.400	1.450	0.0531	0.0551	0.0571	
b	0.170	0.220	0.270	0.0067	0.0087	0.0106	
С	0.090	-	0.200	0.0035	-	0.0079	
D	15.800	16.000	16.200	0.6220	0.6299	0.6378	
D1	13.800	14.000	14.200	0.5433	0.5512	0.5591	
D3	-	12.000	-	-	0.4724	-	
Е	15.800	16.000	16.200	0.6220	0.6299	0.6378	
E1	13.800	14.000	14.200	0.5433	0.5512	0.5591	

Table 59. LQFP64 - 64-pin, 10 x 10 mm low-profile quad flat package mechanical data (continued)

Symbol	millimeters			inches <sup>(1)</sup>		
	Min	Тур	Max	Min	Тур	Max
е	-	0.500	-	-	0.0197	-
K	0°	3.5°	7°	0°	3.5°	7°
L	0.450	0.600	0.750	0.0177	0.0236	0.0295
L1	-	1.000	-	-	0.0394	-
ccc	-	-	0.080	-	-	0.0031

<sup>1.</sup> Values in inches are converted from mm and rounded to 4 decimal digits.

Figure 45.LQFP64 - 64-pin, 10 x 10 mm low-profile quad flat recommended footprint



1. Dimensions are in millimeters.