

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFI

Product Status	Active
Core Processor	ARM® Cortex®-M3
Core Size	32-Bit Single-Core
Speed	24MHz
Connectivity	I ² C, IrDA, LINbus, SPI, UART/USART
Peripherals	DMA, PDR, POR, PVD, PWM, Temp Sensor, WDT
Number of I/O	112
Program Memory Size	384KB (384K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	32K x 8
Voltage - Supply (Vcc/Vdd)	2V ~ 3.6V
Data Converters	A/D 16x12b; D/A 2x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	144-LQFP
Supplier Device Package	144-LQFP (20x20)
Purchase URL	https://www.e-xfl.com/product-detail/stmicroelectronics/stm32f100zdt6b

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

8	Revis	ion hist	ory	04
7	Order	ring info	rmation scheme1	03
		6.5.2	Selecting the product temperature range	01
		6.5.1	Reference document	00
	6.5	Thermal	characteristics 1	00
	6.4	LQFP64	package information	97
	6.3	LQFP10	0 package information	94



List of figures

Fig	ure 1.	STM32F100xx value line block diagram	. 12
Fig	ure 2.	Clock tree	. 13
Fig	ure 3.	STM32F100xx value line LQFP144 pinout	23
Fig	ure 4.	STM32F100xx value line LQFP100 pinout	. 24
Fig	ure 5.	STM32F100xx value line in LQFP64 pinout	25
Fig	ure 6.	Memory map.	. 34
Fig	ure 7.	Pin loading conditions.	. 36
Fig	ure 8.	Pin input voltage	. 36
Fig	ure 9.	Power supply scheme.	36
Fig	ure 10.	Current consumption measurement scheme	. 37
Fig	ure 11.	High-speed external clock source AC timing diagram	. 51
Fig	ure 12.	Low-speed external clock source AC timing diagram	. 51
Fig	ure 13.	Typical application with an 8 MHz crystal	52
Fig	ure 14.	Typical application with a 32.768 kHz crystal	. 54
Fig	ure 15.	Asynchronous non-multiplexed SRAM/PSRAM/NOR read waveforms	57
Fig	ure 16.	Asynchronous non-multiplexed SRAM/PSRAM/NOR write waveforms	59
Fig	ure 17.	Asynchronous multiplexed PSRAM/NOR read waveforms.	60
Fig	ure 18.	Asynchronous multiplexed PSRAM/NOR write waveforms	61
Fig	ure 19.	Synchronous multiplexed NOR/PSRAM read timings	62
Fig	ure 20.	Synchronous multiplexed PSRAM write timings.	. 64
Fig	ure 21.	Synchronous non-multiplexed NOR/PSRAM read timings	66
Fig	ure 22.	Synchronous non-multiplexed PSRAM write timings	. 67
Fig	ure 23.	Standard I/O input characteristics - CMOS port	. 72
Fig	ure 24.	Standard I/O input characteristics - TTL port	72
Fig	ure 25.	5 V tolerant I/O input characteristics - CMOS port	73
Fig	ure 26.	5 V tolerant I/O input characteristics - TTL port	73
Fig	ure 27.	I/O AC characteristics definition	. 76
Fig	ure 28.	Recommended NRST pin protection	. 77
Fig	ure 29.	I ² C bus AC waveforms and measurement circuit	. 80
Fig	ure 30.	SPI timing diagram - slave mode and CPHA = 0	82
Fig	ure 31.	SPI timing diagram - slave mode and CPHA = 1	82
Fig	ure 32.	SPI timing diagram - master mode	. 83
Fig	ure 33.	ADC accuracy characteristics	. 86
Fig	ure 34.	Typical connection diagram using the ADC	86
Fig	ure 35.	Power supply and reference decoupling ($V_{\text{REF}+}$ not connected to V_{DDA})	. 87
Fig	ure 36.	Power supply and reference decoupling ($V_{\text{REF}+}$ connected to V_{DDA})	. 87
Fig	ure 37.	12-bit buffered /non-buffered DAC	. 89
Fig	ure 38.	LQFP144 - 144-pin, 20 x 20 mm low-profile quad flat	
Ũ		package outline	. 91
Fig	ure 39.	LQFP144 - 144-pin, 20 x 20 mm low-profile guad flat package	
0		recommended footprint	. 93
Fig	ure 40.	LQFP144 marking example (package top view)	. 93
Fig	ure 41.	LQFP100 – 14 x 14 mm 100 pin low-profile guad flat package outline	. 94
Fia	ure 42.	LQFP100 - 100-pin, 14 x 14 mm low-profile guad flat	
5		recommended footprint	95
Fiar	ure 43.	LQFP100 marking example (package top view)	96
Fia	ure 44.	LQFP64 – 10 x 10 mm 64 pin low-profile guad flat package outline	. 97
Fig	ure 45.	LQFP64 - 64-pin, 10 x 10 mm low-profile quad flat recommended footprint	98



1 Introduction

This datasheet provides the ordering information and mechanical device characteristics of the STM32F100xC, STM32F100xD and STM32F100xE value line microcontrollers. In the rest of the document, the STM32F100xC, STM32F100xD and STM32F100xE are referred to as high-density value line devices.

This STM32F100xC, STM32F100xD and STM32F100xE datasheet should be read in conjunction with the STM32F100xx high-density ARM[®]-based 32-bit MCUs *reference manual (RM0059)*. For information on programming, erasing and protection of the internal Flash memory please refer to the *STM32F100xx high-density value line Flash programming manual (PM0072)*. The reference and Flash programming manuals are both available from the STMicroelectronics website *www.st.com*.

For information on the Cortex[®]-M3 core please refer to the Cortex[®]-M3 Technical Reference Manual, available from the http://infocenter.arm.com.





Window watchdog

The window watchdog is based on a 7-bit downcounter that can be set as free running. It can be used as a watchdog to reset the device when a problem occurs. It is clocked from the main clock. It has an early warning interrupt capability and the counter can be frozen in debug mode.

SysTick timer

This timer is dedicated for OS, but could also be used as a standard down counter. It features:

- A 24-bit down counter
- Autoreload capability
- Maskable system interrupt generation when the counter reaches 0.
- Programmable clock source

2.2.18 l²C bus

The I²C bus interface can operate in multimaster and slave modes. It can support standard and fast modes.

It supports dual slave addressing (7-bit only) and both 7/10-bit addressing in master mode. A hardware CRC generation/verification is embedded. The interface can be served by DMA and it supports SM Bus 2.0/PM Bus.

2.2.19 Universal synchronous/asynchronous receiver transmitter (USART)

The STM32F100xx value line embeds three universal synchronous/asynchronous receiver transmitters (USART1, USART2 and USART3).

The available USART interfaces communicate at up to 3 Mbit/s. They provide hardware management of the CTS and RTS signals, they support IrDA SIR ENDEC, the multiprocessor communication mode, the single-wire half-duplex communication mode and have LIN Master/Slave capability.

The USART interfaces can be served by the DMA controller.

2.2.20 Universal asynchronous receiver transmitter (UART)

The STM32F100xx value line embeds 2 universal asynchronous receiver transmitters (UART4, and UART5).

The available UART interfaces support IrDA SIR ENDEC, the multiprocessor communication mode, the single-wire half-duplex communication mode and have LIN Master/Slave capability.

The UART interfaces can be served by the DMA controller.

2.2.21 Serial peripheral interface (SPI)

Up to three SPIs are able to communicate up to 12 Mbit/s in slave and master modes in fullduplex and simplex communication modes. The 3-bit prescaler gives 8 master mode frequencies and the frame is configurable to 8 bits or 16 bits.

The SPIs can be served by the DMA controller.

DocID15081 Rev 10



HDMI (high-definition multimedia interface) consumer electronics control (CEC)

The STM32F100xx value line embeds a HDMI-CEC controller that provides hardware support of consumer electronics control (CEC) (Appendix supplement 1 to the HDMI standard).

This protocol provides high-level control functions between all audiovisual products in an environment. It is specified to operate at low speeds with minimum processing and memory overhead.

2.2.22 GPIOs (general-purpose inputs/outputs)

Each of the GPIO pins can be configured by software as output (push-pull or open-drain), as input (with or without pull-up or pull-down) or as peripheral alternate function. Most of the GPIO pins are shared with digital or analog alternate functions. All GPIOs are high current capable.

The I/Os alternate function configuration can be locked if needed following a specific sequence in order to avoid spurious writing to the I/Os registers.

2.2.23 Remap capability

This feature allows the use of a maximum number of peripherals in a given application. Indeed, alternate functions are available not only on the default pins but also on other specific pins onto which they are remappable. This has the advantage of making board design and port usage much more flexible.

For details refer to *Table 4: High-density STM32F100xx pin definitions*; it shows the list of remappable alternate functions and the pins onto which they can be remapped. See the STM32F100xx reference manual for software considerations.

2.2.24 ADC (analog-to-digital converter)

The 12-bit analog to digital converter has up to 16 external channels and performs conversions in single-shot or scan modes. In scan mode, automatic conversion is performed on a selected group of analog inputs.

The ADC can be served by the DMA controller.

An analog watchdog feature allows very precise monitoring of the converted voltage of one, some or all selected channels. An interrupt is generated when the converted voltage is outside the programmed thresholds.

2.2.25 DAC (digital-to-analog converter)

The two 12-bit buffered DAC channels can be used to convert two digital signals into two analog voltage signal outputs. The chosen design structure is composed of integrated resistor strings and an amplifier in noninverting configuration.



This dual digital Interface supports the following features:

- two DAC converters: one for each output channel
- up to 10-bit output
- left or right data alignment in 12-bit mode
- synchronized update capability
- noise-wave generation
- triangular-wave generation
- dual DAC channels' independent or simultaneous conversions
- DMA capability for each channel
- external triggers for conversion
- input voltage reference V_{REF+}

Eight DAC trigger inputs are used in the STM32F100xx. The DAC channels are triggered through the timer update outputs that are also connected to different DMA channels.

2.2.26 Temperature sensor

The temperature sensor has to generate a voltage that varies linearly with temperature. The conversion range is between 2 V < V_{DDA} < 3.6 V. The temperature sensor is internally connected to the ADC1_IN16 input channel which is used to convert the sensor output voltage into a digital value.

2.2.27 Serial wire JTAG debug port (SWJ-DP)

The ARM SWJ-DP Interface is embedded, and is a combined JTAG and serial wire debug port that enables either a serial wire debug or a JTAG probe to be connected to the target. The JTAG TMS and TCK pins are shared respectively with SWDIO and SWCLK and a specific sequence on the TMS pin is used to switch between JTAG-DP and SW-DP.





Figure 5. STM32F100xx value line in LQFP64 pinout

Table 4. High-density STM32F100xx pin definitions

	Pins				(7		Alternate functions ⁽⁴⁾	
LQFP144	LQFP100	LQFP64	Pin name	Type ⁽¹⁾	I/O Level ⁽²	Main function ⁽³⁾ (after reset)	Default	Remap
1	1	-	PE2	I/O	FT	PE2	TRACECK/ FSMC_A23	-
2	2	-	PE3	I/O	FT	PE3	TRACED0/FSMC_A19	-
3	3	-	PE4	I/O	FT	PE4	TRACED1/FSMC_A20	-
4	4	-	PE5	I/O	FT	PE5	TRACED2/FSMC_A21	-
5	5	-	PE6	I/O	FT	PE6	TRACED3/FSMC_A22	-
6	6	1	V _{BAT}	S	-	V _{BAT}	-	-
7	7	2	PC13-TAMPER- RTC ⁽⁵⁾	I/O	-	PC13 ⁽⁶⁾	TAMPER-RTC	-
8	8	3	PC14- OSC32_IN ⁽⁵⁾	I/O	-	PC14 ⁽⁶⁾	OSC32_IN	-
9	9	4	PC15- OSC32_OUT ⁽⁵⁾	I/O	-	PC15 ⁽⁶⁾	OSC32_OUT	-
10	-	-	PF0	I/O	FT	PF0	FSMC_A0	-
11	-	-	PF1	I/O	FT	PF1	FSMC_A1	-
12	-	-	PF2	I/O	FT	PF2	FSMC_A2	_
13	-	-	PF3	I/O	FT	PF3	FSMC_A3	-



DocID15081 Rev 10

- 3. Function availability depends on the chosen device.
- 4. If several peripherals share the same I/O pin, to avoid conflict between these alternate functions only one peripheral should be enabled at a time through the peripheral clock enable bit (in the corresponding RCC peripheral clock enable register).
- PC13, PC14 and PC15 are supplied through the power switch. Since the switch only sinks a limited amount of current (3 mA), the use of GPIOs PC13 to PC15 in output mode is limited: the speed should not exceed 2 MHz with a maximum load of 30 pF and these IOs must not be used as a current source (e.g. to drive an LED).
- 6. Main function after the first backup domain power-up. Later on, it depends on the contents of the Backup registers even after reset (because these registers are not reset by the main reset). For details on how to manage these IOs, refer to the Battery backup domain and BKP register description sections in the STM32F100xx reference manual, available from the STMicroelectronics website: www.st.com.
- 7. For the LQFP64 package, the pins number 5 and 6 are configured as OSC_IN/OSC_OUT after reset, however the functionality of PD0 and PD1 can be remapped by software on these pins. For the LQFP100 and LQFP144 packages, PD0 and PD1 are available by default, so there is no need for remapping. For more details, refer to Alternate function I/O and debug configuration section in the STM32F100xx reference manual.
- This alternate function can be remapped by software to some other port pins (if available on the used package). For more
 details, refer to the Alternate function I/O and debug configuration section in the STM32F100xx reference manual, available
 from the STMicroelectronics website: www.st.com.
- 9. For devices delivered in LQFP64 packages, the FSMC function is not available.

Dina	F	LOEP100 ⁽¹⁾	
FIIIS	NOR/PSRAM/SRAM	NOR/PSRAM Mux	
PE2	A23	A23	Yes
PE3	A19	A19	Yes
PE4	A20	A20	Yes
PE5	A21	A21	Yes
PE6	A22	A22	Yes
PF0	A0	-	-
PF1	A1	-	-
PF2	A2	-	-
PF3	A3	-	-
PF4	A4	-	-
PF5	A5	-	-
PF6	-	-	-
PF7	-	-	-
PF8	-	-	-
PF9	-	-	-
PF10	-	-	-
PF11	-	-	-
PF12	A6	-	-
PF13	A7	-	-
PF14	A8	-	-
PF15	A9	-	-

Table 5. FSMC pin definition



Dine			
F III3	NOR/PSRAM/SRAM	NOR/PSRAM Mux	
PG10	NE3	NE3	-
PG11	-	-	-
PG12	NE4	NE4	-
PG13	A24	A24	-
PG14	A25	A25	-
PB7	NADV	NADV	Yes
PE0	NBL0	NBL0	Yes
PE1	NBL1	NBL1	Yes

Table 5. FSMC pin definition (continued)

1. Ports F and G are not available in devices delivered in 100-pin packages.



5.1.7 Current consumption measurement



Figure 10. Current consumption measurement scheme

5.2 Absolute maximum ratings

Stresses above the absolute maximum ratings listed in *Table 6: Voltage characteristics*, *Table 7: Current characteristics*, and *Table 8: Thermal characteristics* may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these conditions is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

Symbol	Ratings	Min	Max	Unit	
$V_{DD} - V_{SS}$	External main supply voltage (including V_{DDA} and $V_{DD})^{\left(1\right)}$	-0.3	4.0		
V(2)	Input voltage on five volt tolerant pin	V _{SS} -0.3	V _{DD} +4.0	V	
VIN ⁽⁼⁾	Input voltage on any other pin	V _{SS} -0.3	4.0		
$ \Delta V_{DDx} $	Variations between different V_{DD} power pins	-	50		
$ V_{SSX} - V_{SS} $	Variations between all the different ground pins	-	50	mV	
V _{ESD(HBM)}	Electrostatic discharge voltage (human body model)	see Section 5. maximum rati sensi	3.12: Absolute ngs (electrical tivity)	-	

Table 6. Voltage characteristics

 All main power (V_{DD}, V_{DDA}) and ground (V_{SS}, V_{SSA}) pins must always be connected to the external power supply, in the permitted range.

2. V_{IN} maximum must always be respected. Refer to *Table 7: Current characteristics* for the maximum allowed injected current values.



5.3.3 Embedded reset and power control block characteristics

The parameters given in *Table 11* are derived from tests performed under the ambient temperature and V_{DD} supply voltage conditions summarized in *Table 9*.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
		PLS[2:0]=000 (rising edge)	2.1	2.18	2.26	V
		PLS[2:0]=000 (falling edge)	2	2.08	2.16	V
		PLS[2:0]=001 (rising edge)	2.19	2.28	2.37	V
		PLS[2:0]=001 (falling edge)	2.09	2.18	2.27	V
		PLS[2:0]=010 (rising edge)	2.28	2.38	2.48	V
		PLS[2:0]=010 (falling edge)	2.18	2.28	2.38	V
		PLS[2:0]=011 (rising edge)	2.38	2.48	2.58	V
V	Programmable voltage detector level selection	PLS[2:0]=011 (falling edge)	2.28	2.38	2.48	V
VPVD		PLS[2:0]=100 (rising edge)	2.47	2.58	2.69	V
		PLS[2:0]=100 (falling edge)	2.37	2.48	2.59	V
		PLS[2:0]=101 (rising edge)	2.57	2.68	2.79	V
		PLS[2:0]=101 (falling edge)	2.47	2.58	2.69	V
		PLS[2:0]=110 (rising edge)	2.66	2.78	2.9	V
		PLS[2:0]=110 (falling edge)	2.56	2.68	2.8	V
		PLS[2:0]=111 (rising edge)	2.76	2.88	3	V
		PLS[2:0]=111 (falling edge)	2.66	2.78	2.9	V
V _{PVDhyst} ⁽²⁾	PVD hysteresis	-	-	100	-	mV
V	Power on/power down	Falling edge	1.8 ⁽¹⁾	1.88	1.96	V
V _{POR/PDR}	reset threshold	Rising edge	1.84	1.92	2.0	V
V _{PDRhyst} ⁽²⁾	PDR hysteresis	-	-	40	-	mV
t _{RSTTEMPO} ⁽²⁾	Reset temporization	-	1.5	2.5	4.5	ms

Table 11. Embedded reset and p	oower control block characteristics
--------------------------------	-------------------------------------

1. The product behavior is guaranteed by design down to the minimum $V_{\mbox{POR/PDR}}$ value.

2. Guaranteed by design, not tested in production.



Ре	ripheral	Typical consumption at 25 °C	Unit
	APB1-Bridge	3.75	
	TIM2	17.08	
	TIM3	17.50	
	TIM4	17.08	
	TIM5	17.08	
	TIM6	4.58	
	TIM7	4.17	
	TIM12	10.42	
	TIM13	7.08	
	TIM14	7.08	
	SPI2/I2S2	4.58	
	SPI3/I2S3	4.58	
	USART2	12.08	μΑνινιπΖ
	USART3	12.08	
	UART4	11.25	
	UART5	10.83	
	I2C1	10.42	
	I2C2	10.42	
	CEC	5.42	
	DAC ⁽²⁾	7.92	
	WWDG	2.92	
	PWR	1.25	
	ВКР	2.08	
	IWDG	3.33	

 Table 19. Peripheral current consumption (continued)



Wakeup time from low-power mode

The wakeup times given in *Table 26* are measured on a wakeup phase with an 8-MHz HSI RC oscillator. The clock source used to wake up the device depends from the current operating mode:

- Stop or Standby mode: the clock source is the RC oscillator
- Sleep mode: the clock source is the clock that was set before entering Sleep mode.

All timings are derived from tests performed under the ambient temperature and V_{DD} supply voltage conditions summarized in *Table 9*.

Symbol	Parameter	Тур	Unit	
t _{WUSLEEP} ⁽¹⁾	Wakeup from Sleep mode	1.8	μs	
t _{WUSTOP} ⁽¹⁾	Wakeup from Stop mode (regulator in run mode)	3.6	3	
	Wakeup from Stop mode (regulator in low-power mode)	5.4	μs	
t _{WUSTDBY} ⁽¹⁾	Wakeup from Standby mode	50	μs	

Table 26. Low-power mode wakeup timings

1. The wakeup times are measured from the wakeup event to the point at which the user application code reads the first instruction.

5.3.8 PLL characteristics

The parameters given in *Table 27* are derived from tests performed under the ambient temperature and V_{DD} supply voltage conditions summarized in *Table 9*.

Sympol	Devementer		Unit			
Symbol	Parameter	Min ⁽¹⁾	Тур	Max ⁽¹⁾	Unit	
f	PLL input clock ⁽²⁾	1	8.0	24	MHz	
'PLL_IN	PLL input clock duty cycle	40	-	60	%	
f _{PLL_OUT}	PLL multiplier output clock	16	-	24	MHz	
t _{LOCK}	PLL lock time	-	-	200	μs	
Jitter	Cycle-to-cycle jitter	-	-	300	ps	

Table 27. PLL characteristics

1. Based on device characterization, not tested in production.

2. Take care of using the appropriate multiplier factors so as to have PLL input clock values compatible with the range defined by f_{PLL_OUT} .

5.3.9 Memory characteristics

Flash memory

The characteristics are given at $T_A = -40$ to 105 °C unless otherwise specified.



Synchronous waveforms and timings

Figure 19 through *Figure 22* represent synchronous waveforms and *Table 35* through *Table 37* provide the corresponding timings. The results shown in these tables are obtained with the following FSMC configuration:

- BurstAccessMode = FSMC_BurstAccessMode_Enable;
- MemoryType = FSMC_MemoryType_CRAM;
- WriteBurst = FSMC_WriteBurst_Enable;
- CLKDivision = 1; (0 is not supported, see the STM32F10xxx reference manual)
- DataLatency = 1 for NOR Flash; DataLatency = 0 for PSRAM







Input/output AC characteristics

The definition and values of input/output AC characteristics are given in *Figure 27* and *Table 45*, respectively.

Unless otherwise specified, the parameters given in *Table 45* are derived from tests performed under the ambient temperature and V_{DD} supply voltage conditions summarized in *Table 9*.

MODEx [1:0] bit value ⁽¹⁾	Symbol	Parameter	Conditions	Max	Unit
	f _{max(IO)out}	Maximum frequency ⁽²⁾	C_L = 50 pF, V_{DD} = 2 V to 3.6 V	2 ⁽³⁾	MHz
10	t _{f(IO)out}	Output high to low level fall time $C_1 = 50 \text{ pF}, V_{DD} = 2 \text{ V to } 3.6 \text{ V}$		125 ⁽³⁾	
	t _{r(IO)out}	Output low to high level rise time	C _L = 30 μr, v _{DD} = 2 v to 3.0 v	125 ⁽³⁾	115
	f _{max(IO)out}	Maximum frequency ⁽²⁾	C_{L} = 50 pF, V_{DD} = 2 V to 3.6 V	10 ⁽³⁾	MHz
01	t _{f(IO)out}	Output high to low level fall time		25 ⁽³⁾	ns
	t _{r(IO)out}	Output low to high level rise time	CL- 30 pr, VDD - 2 V 10 3.0 V	25 ⁽³⁾	
	f _{max(IO)out}	Maximum frequency ⁽²⁾	C_{L} = 50 pF, V_{DD} = 2 V to 3.6 V	24	MHz
			C_L = 30 pF, V_{DD} = 2.7 V to 3.6 V	5 ⁽³⁾	
	t _{f(IO)out}	Output high to low level fall time	C_L = 50 pF, V_{DD} = 2.7 V to 3.6 V	8 ⁽³⁾	
11			C_L = 50 pF, V_{DD} = 2 V to 2.7 V	12 ⁽³⁾	
		Output low to high level rise	C _L = 30 pF, V _{DD} = 2.7 V to 3.6 V	5 ⁽³⁾	ns
	t _{r(IO)out}	time	C_L = 50 pF, V_{DD} = 2.7 V to 3.6 V	8 ⁽³⁾	
			C_L = 50 pF, V_{DD} = 2 V to 2.7 V	12 ⁽³⁾	
-	t _{EXTIpw}	Pulse width of external signals detected by the EXTI controller	-	10 ⁽³⁾	ns

Table 45. I/O AC characteristics⁽¹⁾

1. The I/O speed is configured using the MODEx[1:0] bits. Refer to the STM32F100xx reference manual for a description of GPIO Port configuration register.

2. The maximum frequency is defined in *Figure* 27.

3. Guaranteed by design, not tested in production.





Figure 27. I/O AC characteristics definition

5.3.15 NRST pin characteristics

The NRST pin input driver uses CMOS technology. It is connected to a permanent pull-up resistor, R_{PU} (see *Table 43*).

Unless otherwise specified, the parameters given in *Table 46* are derived from tests performed under the ambient temperature and V_{DD} supply voltage conditions summarized in *Table 9*.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{IL(NRST)} ⁽¹⁾	NRST Input low level voltage	-	-0.5	-	0.8	V
V _{IH(NRST)} ⁽¹⁾	NRST Input high level voltage	-	2	-	V _{DD} +0.5	v
V _{hys(NRST)}	NRST Schmitt trigger voltage hysteresis	-	-	200	-	mV
R _{PU}	Weak pull-up equivalent resistor ⁽²⁾	$V_{IN} = V_{SS}$	30	40	50	kΩ
V _{F(NRST)} ⁽¹⁾	NRST Input filtered pulse	-	-	-	100	ns
V _{NF(NRST)} ⁽¹⁾	NRST Input not filtered pulse	_	300	_	-	ns

Table 46. NRST pin characteristics

1. Guaranteed by design, not tested in production.

2. The pull-up is designed with a true resistance in series with a switchable PMOS. This PMOS contribution to the series resistance must be minimum (~10% order).



Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{DDA}	Power supply	-	2.4	-	3.6	V
V _{REF+}	Positive reference voltage	-	2.4	-	V _{DDA}	V
I _{VREF}	Current on the V _{REF} input pin	-	-	160 ⁽¹⁾	220 ⁽¹⁾	μA
f _{ADC}	ADC clock frequency	-	0.6	-	12	MHz
f _S ⁽²⁾	Sampling rate	-	0.05	-	1	MHz
f (2)	External trigger frequency	f _{ADC} = 12 MHz	-	-	823	kHz
'TRIG` '		-	-	-	3.6 V 3.6 V V_{DDA} V (1) $220^{(1)}$ μ A 12 MH 12 MH 11 MH 823 KH 17 $1/f_{AI}$ V_{REF+} V 50 KG 1 KG 8 pF 1/f_{AI} μ S 0.214 μ S $3^{(4)}$ $1/f_{AI}$ 0.143 μ S $2^{(4)}$ $1/f_{AI}$ 17.1 μ S 239.5 $1/f_{AI}$ 1 μ S 21 μ S ing +12.5 for $1/f_{AI}$	1/f _{ADC}
V _{AIN} ⁽³⁾	Conversion voltage range	-	0 (V _{SSA} tied to ground)	-	V _{REF+}	V
R _{AIN} ⁽²⁾	External input impedance See Equation 1 and Table 52 for details -		-	-	50	kΩ
R _{ADC} ⁽²⁾	Sampling switch resistance	-	-	-	1	kΩ
C _{ADC} ⁽²⁾	Internal sample and hold capacitor	-	-	-	8	pF
+ (2)	Calibratian time	f _{ADC} = 12 MHz	5.9			μs
'CAL` '		-	83			1/f _{ADC}
+ (2)	Injection trigger conversion	f _{ADC} = 12 MHz	-	-	0.214	μs
4at` ′	latency	-	-	-	3 ⁽⁴⁾	1/f _{ADC}
+ (2)	Regular trigger conversion	f _{ADC} = 12 MHz	-	-	0.143	μs
'latr' '	latency	-	-	-	2 ⁽⁴⁾	1/f _{ADC}
+ (2)	Compling time	f = 10 MU	0.125	-	17.1	μs
^I S' ⁻	Sampling time		1.5	-	239.5	1/f _{ADC}
t _{STAB} ⁽²⁾	Power-up time	-	0	0	1	μs
	Total conversion time	f _{ADC} = 12 MHz	1.17	-	21	μs
t _{CONV} ⁽²⁾	(including sampling time)	-	14 to 252 (t _S for sampling +12.5 for successive approximation)			1/f _{ADC}

Table 51. ADC cha	racteristics
-------------------	--------------

1. Preliminary values.

2. Guaranteed by design, not tested in production.

3. $V_{\mathsf{REF}}\text{+}$ is internally connected to V_{DDA}

4. For external triggers, a delay of 1/f_{PCLK2} must be added to the latency specified in Table 51.

Equation 1: R_{AIN} max formula:

$$R_{AIN} < \frac{r_{S}}{f_{ADC} \times C_{ADC} \times \ln(2^{N+2})} - R_{ADC}$$

The above formula (*Equation 1*) is used to determine the maximum external impedance allowed for an error below 1/4 of LSB. Here N = 12 (from 12-bit resolution).

DocID15081 Rev 10



Symphol	millimeters			inches ⁽¹⁾		
Symbol	Min	Тур	Мах	Min	Тур	Max
А	-	-	1.600	-	-	0.0630
A1	0.050	-	0.150	0.0020	-	0.0059
A2	1.350	1.400	1.450	0.0531	0.0551	0.0571
b	0.170	0.220	0.270	0.0067	0.0087	0.0106
С	0.090	-	0.200	0.0035	-	0.0079
D	21.800	22.000	22.200	0.8583	0.8661	0.8740
D1	19.800	20.000	20.200	0.7795	0.7874	0.7953
D3	-	17.500	-	-	0.6890	-
E	21.800	22.000	22.200	0.8583	0.8661	0.8740
E1	19.800	20.000	20.200	0.7795	0.7874	0.7953
E3	-	17.500	-	-	0.6890	-
е	-	0.500	-	-	0.0197	-
L	0.450	0.600	0.750	0.0177	0.0236	0.0295
L1	-	1.000	-	-	0.0394	-
k	0°	3.5°	7°	0°	3.5°	7°
CCC	-	-	0.080	-	-	0.0031

Table 57. LQFP144 - 144-pin, 20 x 20 mm low-profile quad flat package mechanical data

1. Values in inches are converted from mm and rounded to 4 decimal digits.



Symbol	millimeters			inches ⁽¹⁾		
	Min	Тур	Мах	Min	Тур	Мах
E3	-	12.000	-	-	0.4724	-
е	-	0.500	-	-	0.0197	-
L	0.450	0.600	0.750	0.0177	0.0236	0.0295
L1	-	1.000	-	-	0.0394	-
k	0.0°	3.5°	7.0°	0.0°	3.5°	7.0°
CCC	-	-	0.080	-	-	0.0031

Table 58. LQPF100 - 100-pin, 14 x 14 mm low-profile quad flat package mechanical data (continued)

1. Values in inches are converted from mm and rounded to 4 decimal digits.





1. Dimensions are expressed in millimeters.



Using the values obtained in *Table 60* T_{Jmax} is calculated as follows:

- For LQFP100, 40 °C/W

$$T_{Jmax} = 115 \text{ °C} + (40 \text{ °C/W} \times 134 \text{ mW}) = 115 \text{ °C} + 5.4 \text{ °C} = 120.4 \text{ °C}$$

This is within the range of the suffix 7 version parts (–40 < T_J < 125 °C).

In this case, parts must be ordered at least with the temperature range suffix 7 (see *Table 61: Ordering information scheme*).





