



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	16MHz
Connectivity	I ² C, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	17
Program Memory Size	3.5KB (2K x 14)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	128 x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.6V
Data Converters	A/D 12x8b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	20-VFQFN Exposed Pad
Supplier Device Package	20-QFN (4x4)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16lf720t-i-ml

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

PIC16(L)F720/721

PIC16(L)F72X Family Types

Device	Data Sheet Index	Program Memory Flash (words)	Data SRAM (bytes)	High-Endurance Flash Memory (bytes)	I/O's ⁽²⁾	8-bit ADC (ch)	CapSense (ch)	Timers (8/16-bit)	AUSART	SSP (I ² C/SPI)	ССР	Debug ⁽¹⁾	ХГР
PIC16(L)F707	(1)	8192	363	0	36	14	32	4/2	1	1	2	I	Y
PIC16(L)F720	(2)	2048	128	128	18	12		2/1	1	1	1	Ι	Y
PIC16(L)F721	(2)	4096	256	128	18	12		2/1	1	1	1	Ι	Y
PIC16(L)F722	(4)	2048	128	0	25	11	8	2/1	1	1	2	-	Y
PIC16(L)F722A	(3)	2048	128	0	25	11	8	2/1	1	1	2	I	Y
PIC16(L)F723	(4)	4096	192	0	25	11	8	2/1	1	1	2	I	Y
PIC16(L)F723A	(3)	4096	192	0	25	11	8	2/1	1	1	2	-	Y
PIC16(L)F724	(4)	4096	192	0	36	14	16	2/1	1	1	2	I	Y
PIC16(L)F726	(4)	8192	368	0	25	11	8	2/1	1	1	2	I	Y
PIC16(L)F727	(4)	8192	368	0	36	14	16	2/1	1	1	2	I	Y

Note 1: I - Debugging, Integrated on Chip; H - Debugging, Requires Debug Header.

2: One pin is input-only.

Data Sheet Index: (Unshaded devices are described in this document.)

1: DS41418 PIC16(L)F707 Data Sheet, 40/44-Pin Flash, 8-bit Microcontrollers

2: DS41430 PIC16(L)F720/721 Data Sheet, 20-Pin Flash, 8-bit Microcontrollers

3: DS41417 PIC16(L)F722A/723A Data Sheet, 28-Pin Flash, 8-bit Microcontrollers

4: DS41341 PIC16(L)F72X Data Sheet, 28/40/44-Pin Flash, 8-bit Microcontrollers

Note: For other small form-factor package availability and marking information, please visit http://www.microchip.com/packaging or contact your local sales office.

3.1 MCLR

The PIC16(L)F720/721 has a noise filter in the MCLR Reset path. The filter will detect and ignore small pulses.

It should be noted that a Reset does not drive the $\overline{\text{MCLR}}$ pin low.

Voltages applied to the pin that exceed its specification can result in both MCLR Resets and excessive current beyond the device specification during the ESD event. For this reason, Microchip recommends that the MCLR pin no longer be tied directly to VDD. The use of an RC network, as shown in Figure 3-2, is suggested.

An internal $\overline{\text{MCLR}}$ option is enabled by clearing the MCLRE bit in the Configuration Word register. When MCLRE = 0, the Reset signal to the chip is generated internally. When the MCLRE = 1, the RA3/MCLR pin becomes an external Reset input. In this mode, the RA3/MCLR pin has a weak pull-up to VDD. In-Circuit Serial ProgrammingTM is not affected by selecting the internal MCLR option.

FIGURE 3-2: RECOMMENDED MCLR CIRCUIT



3.2 Power-on Reset (POR)

The on-chip POR circuit holds the chip in Reset until VDD has reached a high enough level for proper operation. A maximum rise time for VDD is required. See **Section 23.0 "Electrical Specifications"** for details. If the BOR is enabled, the maximum rise time specification does not apply. The BOR circuitry will keep the device in Reset until VDD reaches VBOR (see **Section 3.5** "**Brown-out Reset (BOR)**").

When the device starts normal operation (exits the Reset condition), device operating parameters (i.e., voltage, frequency, temperature, etc.) must be met to ensure operation. If these conditions are not met, the device must be held in Reset until the operating conditions are met.

For additional information, refer to Application Note *AN607, Power-up Trouble Shooting* (DS0000607).

3.3 **Power-up Timer (PWRT)**

The Power-up Timer provides a fixed 72 ms (nominal) time out on power-up only, from POR or Brown-out Reset. The Power-up Timer operates from the WDT oscillator. For more information, see **Section 7.3** "Internal Clock Modes". The chip is kept in Reset as long as PWRT is active. The PWRT delay allows the VDD to rise to an acceptable level. A Configuration bit, PWRTE, can disable (if set) or enable (if cleared or programmed) the Power-up Timer. The Power-up Timer should be enabled when Brown-out Reset is enabled, although it is not required.

The Power-up Timer delay will vary from chip-to-chip and vary due to:

- VDD variation
- Temperature variation
- · Process variation

See DC parameters for details (Section 23.0 "Electrical Specifications").

Note: The Power-up Timer is enabled by the PWRTE bit in the Configuration Word.

3.4 Watchdog Timer (WDT)

The WDT has the following features:

- Shares an 8-bit prescaler with Timer0
- Time-out period is from 17 ms to 2.2 seconds, nominal
- Enabled by a Configuration bit

WDT is cleared under certain conditions described in Table 3-3.

3.4.1 WDT OSCILLATOR

The WDT derives its time base from 31 kHz internal oscillator.

PIC16(L)F720/721

6.2.4 PIN DESCRIPTIONS AND DIAGRAMS

Each PORTB pin is multiplexed with other functions. The pins and their combined functions are briefly described here. For specific information about individual functions such as the SSP, I²C or interrupts, refer to the appropriate section in this data sheet.

6.2.4.1 RB4/AN10/SDI/SDA

Figure 6-7 shows the diagram for this pin. The RB4 pin is configurable to function as one of the following:

- General purpose I/O. Individually controlled interrupt-on-change. Individually enabled pull-up.
- Analog input for the A/D
- Synchronous Serial Port Input (SPI)
- I²C data I/O

6.2.4.2 RB5/AN11/RX/DT

Figure 6-8 shows the diagram for this pin. The RB5 pin is configurable to function as one of the following:

- General purpose I/O. Individually controlled interrupt-on-change. Individually enabled pull-up.
- Analog input for the A/D
- USART asynchronous receive
- USART synchronous receive

6.2.4.3 RB6/SCK/SCL

Figure 6-9 shows the diagram for this pin. The RB6 pin is configurable to function as one of the following:

- General purpose I/O. Individually controlled interrupt-on-change. Individually enabled pull-up.
- Synchronous Serial Port clock for both SPI and $\rm I^2C$

6.2.4.4 RB7/TX/CK

Figure 6-10 shows the diagram for this pin. The RB7 pin is configurable to function as one of the following:

- General purpose I/O. Individually controlled interrupt-on-change. Individually enabled pull-up.
- USART asynchronous transmit
- USART synchronous clock

FIGURE 6-7: BLOCK DIAGRAM OF RB4



PIC16(L)F720/721





TABLE 6-2: SUMMARY OF REGISTERS ASSOCIATED WITH PORTB

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
ANSELB	—	—	ANSB5	ANSB4	—	—		—	53
INTCON	GIE	PEIE	TMR0IE	INTE	RABIE	TMR0IF	INTF	RABIF	37
IOCB	IOCB7	IOCB6	IOCB5	IOCB4	_	—		_	53
OPTION_REG	RABPU	INTEDG	T0CS	T0SE	PSA	PS2	PS1	PS0	20
PORTB	RB7	RB6	RB5	RB4	—	—		—	52
TRISB	TRISB7	TRISB6	TRISB5	TRISB4	_	_	_	_	52
WPUB	WPUB7	WPUB6	WPUB5	WPUB4	_	—	_	_	52

Legend: x = unknown, u = unchanged, - = unimplemented locations read as '0'. Shaded cells are not used by PORTB.

6.3 **PORTC and TRISC Registers**

PORTC is a 8-bit wide, bidirectional port. The corresponding data direction register is TRISC (Register 6-12). Setting a TRISC bit (= 1) will make the corresponding PORTC pin an input (i.e., put the corresponding output driver in a High Impedance mode). Clearing a TRISC bit (= 0) will make the corresponding PORTC pin an output (i.e., enable the output driver and put the contents of the output latch on the selected pin). Example 6-3 shows how to initialize PORTC.

Reading the PORTC register (Register 6-11) reads the status of the pins, whereas writing to it will write to the PORT latch. All write operations are read-modify-write operations. Therefore, a write to a port implies that the port pins are read, this value is modified and then written to the PORT data latch.

The TRISC register (Register 6-12) controls the PORTC pin output drivers, even when they are being used as analog inputs. The user should ensure the bits in the TRISC register are set when using them as analog inputs. I/O pins configured as analog input always read '0'.

EXAMPLE 6-3: INITIALIZING PORTC

DANKGET	DODEC	
BANKSEL	PORTC	i
CLRF	PORTC	;Init PORTC
BANKSEL '	TRISC	;
MOVLW	B`00001100′	;Set RC<3:2> as inputs
MOVWF	TRISC	;and set RC<7:4,1:0>
		;as outputs

6.3.1 ANSELC REGISTER

The ANSELC register (Register 6-13) is used to configure the Input mode of an I/O pin to analog. Setting the appropriate ANSELC bit high will cause all digital reads on the pin to be read as '0' and allow analog functions on the pin to operate correctly.

The state of the ANSELC bits has no effect on digital output functions. A pin with TRIS clear and ANSELC set will still operate as a digital output, but the Input mode will be analog. This can cause unexpected behavior when executing read-modify-write instructions on the affected port.

10.0 FIXED VOLTAGE REFERENCE

This device contains an internal voltage regulator. To provide a reference for the regulator, a fixed voltage reference is provided. This fixed voltage is also user accessible via an A/D converter channel.

User level fixed voltage functions are controlled by the FVRCON register, which is shown in Register 10-1.





Peripheral	Conditions	Description				
HFINTOSC	FOSC = 1	EC on CLKIN pin.				
	BOREN<1:0> = 11	BOR always enabled.				
BOR	BOREN<1:0> = 10 and BORFS = 1	BOR disabled in Sleep mode, BOR Fast Start enabled.				
	BOREN<1:0> = 01 and BORFS = 1	BOR under software control, BOR Fast Start enabled.				
IVR	All PIC16F720/721 devices, when VREGPM1 = 1 and not in Sleep	The device runs off of the Power-Save mode regulator when in Sleep mode.				

12.0 TIMER0 MODULE

The Timer0 module is an 8-bit timer/counter with the following features:

- 8-bit timer/counter register (TMR0)
- 8-bit prescaler (shared with Watchdog Timer)
- Programmable internal or external clock source
- Programmable external clock edge selection
- Interrupt on overflow
- TMR0 can be used to gate Timer1

Figure 12-1 is a block diagram of the Timer0 module.

12.1 Timer0 Operation

The Timer0 module can be used as either an 8-bit timer or an 8-bit counter.

12.1.1 8-BIT TIMER MODE

The Timer0 module will increment every instruction cycle, if used without a prescaler. 8-Bit Timer mode is selected by clearing the TOCS bit of the OPTION_REG register.

When TMR0 is written, the increment is inhibited for two instruction cycles immediately following the write.

Note: The value written to the TMR0 register can be adjusted, in order to account for the two-instruction cycle delay when TMR0 is written.

12.1.2 8-BIT COUNTER MODE

In 8-Bit Counter mode, the Timer0 module will increment on every rising or falling edge of the T0CKI pin.

8-Bit Counter mode using the T0CKI pin is selected by setting the T0CS bit in the OPTION_REG register to '1'.

The rising or falling transition of the incrementing edge for either input source is determined by the T0SE bit in the OPTION_REG register.

FIGURE 12-1: BLOCK DIAGRAM OF THE TIMER0/WDT PRESCALER



13.5.2.1 T1G Pin Gate Operation

The T1G pin is one source for Timer1 gate control. It can be used to supply an external source to the Timer1 gate circuitry.

13.5.2.2 Timer0 Overflow Gate Operation

When Timer0 increments from FFh to 00h, a low-tohigh pulse will automatically be generated and internally supplied to the Timer1 gate circuitry.

13.5.2.3 Timer2 Match Gate Operation

The TMR2 register will increment until it matches the value in the PR2 register. On the very next increment cycle, TMR2 will be reset to 00h. When this Reset occurs, a low-to-high pulse will automatically be generated and internally supplied to the Timer1 gate circuitry.

13.5.2.4 Watchdog Overflow Gate Operation

The Watchdog Timer oscillator, prescaler and counter will be automatically turned on when TMR1GE = 1 and T1GSS selects the WDT as a gate source for Timer1 (T1GSS = 11).

TMR1ON does not factor into the oscillator, prescaler and counter enable (see Table 13-5).

The PSA and PS bits of the OPTION_REG register still control what time-out interval is selected. Changing the prescaler during operation may result in a spurious capture.

Enabling the Watchdog Timer oscillator does not automatically enable a Watchdog Reset or Wake-up from Sleep upon counter overflow.

Note:	When using the WDT as a gate source for
	Timer1, operations that clear the Watchdog
	Timer (CLRWDT, SLEEP instructions) will
	affect the time interval being measured.
	This includes waking from Sleep. All other
	interrupts that might wake the device from
	Sleep should be disabled to prevent them
	from disturbing the measurement period.

As the gate signal coming from the WDT counter will generate different pulse widths depending on if the WDT is enabled, when the CLRWDT instruction is executed, and so on, Toggle mode must be used. A specific sequence is required to put the device into the correct state to capture the next WDT counter interval.

WDTEN	TMR1GE = 1 and T1GSS = 11	WDT Oscillator Enable	WDT Reset	Wake-up	WDT Available for T1G Source
1	N	Y	Y	Y	N
1	Y	Y	Y	Y	Y
0	Y	Y	N	N	Y
0	N	N	N	N	N

TABLE 13-5:WDT/TIMER1 GATE INTERACTION

PIC16(L)F720/721

FIGURE 13-6:	TIMER1 GATE SINGLE-	PULSE AND TOGGLE COMBINED MODE
TMR1GE		
T1GPOL		
T1GSPM		
T1GTM		
T1GG <u>O/</u> DONE	 Set by software Counting enabled or rising edge of T1G 	Cleared by hardware on falling edge of T1GVAL
T1G_IN		
т1СКІ		
T1GVAL	[
TIMER1	N	$\begin{array}{ c c c c c c } \hline \hline N+1 & \hline N+2 & \hline N+3 & \hline N+4 & \hline \hline \end{array}$
TMR1GIF	- Cleared by software	Set by hardware on Cleared by falling edge of T1GVAL Cleared by software

15.3 PWM Mode

The PWM mode generates a Pulse-Width Modulated signal on the CCP1 pin. The duty cycle, period and resolution are determined by the following registers:

- PR2
- T2CON
- CCPR1L
- CCP1CON

In Pulse-Width Modulation (PWM) mode, the CCP module produces up to a 10-bit resolution PWM output on the CCP1 pin.

Figure 15-3 shows a simplified block diagram of PWM operation.

Figure 15-4 shows a typical waveform of the PWM signal.

For a step-by-step procedure on how to set up the CCP module for PWM operation, refer to **Section 15.3.8** "Setup for PWM Operation".

FIGURE 15-3: SIMPLIFIED PWM BLOCK DIAGRAM



The PWM output (Figure 15-4) has a time base (period) and a time that the output stays high (duty cycle).

FIGURE 15-4: CCP PWM OUTPUT



15.3.1 CCPx PIN CONFIGURATION

In PWM mode, the CCP1 pin is multiplexed with the PORT data latch. The user must configure the CCP1 pin as an output by clearing the associated TRIS bit.

Note: Clearing the CCP1CON register will relinquish CCP1 control of the CCP1 pin.





TABLE 16-1: REGISTERS ASSOCIATED WITH ASYNCHRONOUS TRANSMISSION

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page	
INTCON	GIE	PEIE	TMR0IE	INTE	RABIE	TMR0IF	INTF	RABIF	37	
PIE1	TMR1GIE	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	38	
PIR1	TMR1GIF	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	39	
RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	118	
SPBRG	BRG7	BRG6	BRG5	BRG4	BRG3	BRG2	BRG1	BRG0	119	
TRISC	TRISC7	TRISC6	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	58	
TXREG	AUSART Transmit Data Register									
TXSTA	CSRC	TX9	TXEN	SYNC	_	BRGH	TRMT	TX9D	117	

Legend: x = unknown, - = unimplemented read as '0'. Shaded cells are not used for asynchronous transmission.

16.1.2 AUSART ASYNCHRONOUS RECEIVER

The Asynchronous mode is typically used in RS-232 systems. The receiver block diagram is shown in Figure 16-2. The data is received on the RX/DT pin and drives the data recovery block. The data recovery block is actually a high-speed shifter operating at 16 times the baud rate, whereas the serial Receive Shift Register (RSR) operates at the bit rate. When all eight or nine bits of the character have been shifted in, they are immediately transferred to a two character First-In First-Out (FIFO) memory. The FIFO buffering allows reception of two complete characters and the start of a third character before software must start servicing the AUSART receiver. The FIFO and RSR registers are not directly accessible by software. Access to the received data is via the RCREG register.

16.1.2.1 Enabling the Receiver

The AUSART receiver is enabled for asynchronous operation by configuring the following three control bits:

- CREN = 1
- SYNC = 0
- SPEN = 1

All other AUSART control bits are assumed to be in their default state.

Setting the CREN bit of the RCSTA register enables the receiver circuitry of the AUSART. Clearing the SYNC bit of the TXSTA register configures the AUSART for asynchronous operation. Setting the SPEN bit of the RCSTA register enables the AUSART and automatically configures the RX/DT I/O pin as an input.

Note: When the SPEN bit is set, the TX/CK I/O pin is automatically configured as an output, regardless of the state of the corresponding TRIS bit and whether or not the AUSART transmitter is enabled. The PORT latch is disconnected from the output driver so it is not possible to use the TX/CK pin as a general purpose output.

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R-0	R-0	R-x
SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D
bit 7	1	L	I		I	1	bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, read	d as '0'	
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
			<i>(</i>)				
bit 7	SPEN: Serial	Port Enable bi	(1)				
	1 = Serial po 0 = Serial po	rt enabled (con rt disabled (hel	figures RX/D d in Reset)	T and TX/CK p	ins as serial po	rt pins)	
bit 6	RX9: 9-bit Re	ceive Enable b	it				
	1 = Selects 9	-bit reception					
	0 = Selects 8	B-bit reception					
DIT 5	SREN: Single	e Receive Enac	ole bit				
	Don't care	s mode.					
	Synchronous	mode – Maste	<u>r</u> :				
	1 = Enables	single receive					
	0 = Disables	single receive	<i></i> .				
	I his bit is clea	ared atter recep mode – Slave	otion is comp	lete.			
	Don't care						
bit 4	CREN: Contir	nuous Receive	Enable bit				
	Asynchronous	<u>s mode</u> :					
	1 = Enables	receiver					
	0 = Disables	receiver					
	1 = Enables	<u>moue</u> . continuous reci	eive until ena	ble bit CREN is	s cleared (CRFI	N overrides SRI	FN)
	0 = Disables	continuous rec	eive				
bit 3	ADDEN: Add	ress Detect En	able bit				
	Asynchronous	<u>s mode 9-bit (R</u>	<u>X9 = 1)</u> :				
	1 = Enables	address detect	ion, enable ir	terrupt and loa	d the receive be	uffer when RSR	l<8> is set
	0 = Disables	s mode 8-bit (R	(X9 = 0):	are received a	na ninth dit can	be used as par	rity Dit
	Don't care	<u></u>	<u></u>				
	<u>Synchronous</u>	mode:					
	Must be set to	o '0'					
bit 2	FERR: Framin	ng Error bit					
	1 = Framing 0 = No framin	error (can be u ng error	pdated by rea	ading RCREG i	register and rec	eive next valid	byte)
bit 1	OERR: Overr	un Error bit					
	1 = Overrun	error (can be cl	eared by clea	aring bit CREN)		
bit 0	RX9D: Ninth	bit of Received	Data				
2110	This can be a	ddress/data bit	or a parity bi	it and must be o	calculated by us	ser firmware.	
Note 1: Th	e AUSART m	odule automat	ically change	es the pin fro	m tri-state to	drive as need	ed. Configure

REGISTER 16-2: RCSTA: RECEIVE STATUS AND CONTROL REGISTER

TRISx = 1.

	SYNC = 0, BRGH = 0												
BAUD	Fosc = 16.0000 MHz Fosc = 11.0592 MHz				92 MHz	Fos	c = 8.00	0 MHz	Fos	Fosc = 4.000 MHz			
RATE	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	
300	—	—	—	_		_			_	300	0.16	207	
1200	1201	0.08	207	1200	0.00	143	1202	0.16	103	1202	0.16	51	
2400	2403	0.16	103	2400	0.00	71	2404	0.16	51	2404	0.16	25	
9600	9615	0.16	25	9600	0.00	17	9615	0.16	12	—	—	_	
10417	10416	-0.01	23	10165	-2.42	16	10417	0.00	11	10417	0.00	5	
19.2k	19.23k	0.16	12	19.20k	0.00	8	—	_	—	—	—	_	
57.6k	—	—	—	57.60k	0.00	2	—	—	—	—	—	—	
115.2k	—	—	—	—	—	—	—	—	—	—	—	—	

TABLE 16-5: BAUD RATES FOR ASYNCHRONOUS MODES

	SYNC = 0, BRGH = 0							
BAUD RATE	Foso	: = 3.686	4 MHz	Fosc = 1.000 MHz				
	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)		
300	300	0.00	191	300	0.16	51		
1200	1200	0.00	47	1202	0.16	12		
2400	2400	0.00	23	—	_	_		
9600	9600	0.00	5	—	_	_		
10417	_	_	_	_	_	_		
19.2k	19.20k	0.00	2	—	_	_		
57.6k	57.60k	0.00	0	—	—	_		
115.2k	—	—	—	_	—	—		

19.0 POWER-DOWN MODE (SLEEP)

The Power-down mode is entered by executing a SLEEP instruction.

If the Watchdog Timer is enabled:

- WDT will be cleared but keeps running.
- PD bit of the STATUS register is cleared.
- TO bit of the STATUS register is set.
- Oscillator driver is turned off.
- I/O ports maintain the status they had before SLEEP was executed (driving high, low or highimpedance).

For lowest current consumption in this mode, all I/O pins should be either at VDD or VSs, with no external circuitry drawing current from the I/O pin. I/O pins that are high-impedance inputs should be pulled high or low externally to avoid switching currents caused by floating inputs. The TOCKI input should also be at VDD or VSs for lowest current consumption. The contribution from on-chip pull-ups on PORTB should be considered.

The MCLR pin must be at a logic high level when external MCLR is enabled.

Note: A Reset generated by a WDT time out does not drive MCLR pin low.

19.1 Wake-up from Sleep

The device can wake-up from Sleep through one of the following events:

- 1. External Reset input on MCLR pin.
- 2. Watchdog Timer wake-up (if WDT was enabled).
- 3. Interrupt from RA2/INT pin, PORTB change or a peripheral interrupt.

The first event will cause a device Reset. The two latter events are considered a continuation of the program execution. The $\overline{\text{TO}}$ and $\overline{\text{PD}}$ bits in the STATUS register can be used to determine the cause of a device Reset. The $\overline{\text{PD}}$ bit, which is set on Power-up, is cleared when Sleep is invoked. TO bit is cleared if WDT wake-up occurred.

The following peripheral interrupts can wake the device from Sleep:

- 1. TMR1 interrupt. Timer1 must be operating as an asynchronous counter.
- 2. USART Receive Interrupt (Synchronous Slave mode only)
- 3. A/D conversion (when A/D clock source is RC)
- 4. Interrupt-on-change
- 5. External interrupt from INT pin
- 6. Capture event on CCP1
- 7. SSP interrupt in SPI or I²C Slave mode

Other peripherals cannot generate interrupts since during Sleep, no on-chip clocks are present.

When the SLEEP instruction is being executed, the next instruction (PC + 1) is pre-fetched. For the device to wake-up through an interrupt event, the corresponding interrupt enable bit must be set (enabled). Wake-up is regardless of the state of the GIE bit. If the GIE bit is clear (disabled), the device continues execution at the instruction after the SLEEP instruction. If the GIE bit is set (enabled), the device executes the instruction after the SLEEP instruction after the sLEEP instruction of the interrupt address (0004h). In cases where the execution of the instruction following SLEEP is not desirable, the user should have a NOP after the SLEEP instruction.

The WDT is cleared when the device wakes-up from Sleep, regardless of the source of wake-up.

Note: If the global interrupts are disabled (GIE is cleared), but any interrupt source has both its interrupt enable bit and the corresponding interrupt flag bits set, the device will immediately wake-up from Sleep. The SLEEP instruction is completely executed.

22.2 MPLAB XC Compilers

The MPLAB XC Compilers are complete ANSI C compilers for all of Microchip's 8, 16, and 32-bit MCU and DSC devices. These compilers provide powerful integration capabilities, superior code optimization and ease of use. MPLAB XC Compilers run on Windows, Linux or MAC OS X.

For easy source level debugging, the compilers provide debug information that is optimized to the MPLAB X IDE.

The free MPLAB XC Compiler editions support all devices and commands, with no time or memory restrictions, and offer sufficient code optimization for most applications.

MPLAB XC Compilers include an assembler, linker and utilities. The assembler generates relocatable object files that can then be archived or linked with other relocatable object files and archives to create an executable file. MPLAB XC Compiler uses the assembler to produce its object file. Notable features of the assembler include:

- · Support for the entire device instruction set
- · Support for fixed-point and floating-point data
- Command-line interface
- · Rich directive set
- Flexible macro language
- MPLAB X IDE compatibility

22.3 MPASM Assembler

The MPASM Assembler is a full-featured, universal macro assembler for PIC10/12/16/18 MCUs.

The MPASM Assembler generates relocatable object files for the MPLINK Object Linker, Intel[®] standard HEX files, MAP files to detail memory usage and symbol reference, absolute LST files that contain source lines and generated machine code, and COFF files for debugging.

The MPASM Assembler features include:

- Integration into MPLAB X IDE projects
- User-defined macros to streamline
 assembly code
- Conditional assembly for multipurpose source files
- Directives that allow complete control over the assembly process

22.4 MPLINK Object Linker/ MPLIB Object Librarian

The MPLINK Object Linker combines relocatable objects created by the MPASM Assembler. It can link relocatable objects from precompiled libraries, using directives from a linker script.

The MPLIB Object Librarian manages the creation and modification of library files of precompiled code. When a routine from a library is called from a source file, only the modules that contain that routine will be linked in with the application. This allows large libraries to be used efficiently in many different applications.

The object linker/library features include:

- Efficient linking of single libraries instead of many smaller files
- Enhanced code maintainability by grouping related modules together
- Flexible creation of libraries with easy module listing, replacement, deletion and extraction

22.5 MPLAB Assembler, Linker and Librarian for Various Device Families

MPLAB Assembler produces relocatable machine code from symbolic assembly language for PIC24, PIC32 and dsPIC DSC devices. MPLAB XC Compiler uses the assembler to produce its object file. The assembler generates relocatable object files that can then be archived or linked with other relocatable object files and archives to create an executable file. Notable features of the assembler include:

- Support for the entire device instruction set
- · Support for fixed-point and floating-point data
- Command-line interface
- Rich directive set
- Flexible macro language
- MPLAB X IDE compatibility

23.2 DC Characteristics: PIC16(L)F720/721-I/E (Industrial, Extended)

PIC16LF720/721			Standard Operating	d Operati g tempera	ng Condi ature	tions (un -40°C ≤ T/ -40°C ≤ T/	less otherwise stated) A ≤ +85°C for industrial A ≤ +125°C for extended		
PIC16F720/721			$\begin{tabular}{lllllllllllllllllllllllllllllllllll$				ess otherwise stated) √≤ +85°C for industrial √≤ +125°C for extended		
Param.	Device		Tynt	Typt Max	Units	Conditions			
No.	Characteristics		1961	max.	Units	VDD	Note		
	Supply Current (IDD) ^{(1,}	2)							
D013		_	100	180	μΑ	1.8	Fosc = 1 MHz		
		—	210	270	μΑ	3.0	EC mode		
D013			120	205	μΑ	1.8	Fosc = 1 MHz		
		_	220	320	μΑ	3.0	EC mode		
		—	250	410	μΑ	5.0			
D014		_	220	330	μΑ	1.8	Fosc = 4 MHz		
			420	500	μΑ	3.0	EC mode		
D014		—	250	430	μΑ	1.8	Fosc = 4 MHz		
		_	450	655	μΑ	3.0	EC mode		
		—	500	730	μΑ	5.0			
D015		—	105	203	μΑ	1.8	Fosc = 500 kHz		
		—	130	235	μΑ	3.0	MFINTOSC mode		
D015		_	120	219	μΑ	1.8	Fosc = 500 kHz		
		—	145	284	μΑ	3.0	MFINTOSC mode		
		_	160	348	μΑ	5.0			
D016		_	600	800	μΑ	1.8	Fosc = 8 MHz		
		—	1000	1200	μΑ	3.0	HFINTOSC mode		
D016		—	610	850	μΑ	1.8	FOSC = 8 MHz		
		_	1010	1200	μΑ	3.0	HFINTOSC mode		
		—	1150	1500	μΑ	5.0			
D017		_	900	1200	μΑ	1.8	Fosc = 16 MHz		
		_	1450	1850	μΑ	3.0	HFINTOSC mode		
D017		_	910	1200	μΑ	1.8	Fosc = 16 MHz		
		_	1460	1900	μΑ	3.0	HFINTOSC mode		
		_	1700	2100	μΑ	5.0			

Note 1: The test conditions for all IDD measurements in active EC Mode are: CLKIN = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD; MCLR = VDD; WDT disabled.

2: The supply current is mainly a function of the operating voltage and frequency. Other factors, such as I/O pin loading and switching rate, oscillator type, internal code execution pattern and temperature, also have an impact on the current consumption.



TABLE 23-1: CLOCK OSCILLATOR TIMING REQUIREMENTS

Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +125^{\circ}C$									
Param. No.	Param. No. Sym. Characteristic Min. Typ† Max. Units Conditions								
OS01	Fosc	External CLKIN Frequency ⁽¹⁾	DC	_	16	MHz	EC Oscillator mode		
OS02	Tosc	External CLKIN Period ⁽¹⁾	63	_	8	ns	EC Oscillator mode		
OS03	TCY	Instruction Cycle Time ⁽¹⁾	250	TCY	DC	ns	TCY = 4/FOSC		

These parameters are characterized but not tested.

† Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: Instruction cycle period (TCY) equals four times the input oscillator time base period. All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "min" values with an external clock applied to CLKIN pin. When an external clock input is used, the "max" cycle time limit is "DC" (no clock) for all devices.



FIGURE 23-12: PIC16F720/721 A/D CONVERSION TIMING (SLEEP MODE)





TABLE 23-9: USART SYNCHRONOUS TRANSMISSION REQUIREMENTS

Standard Operating Conditions (unless otherwise stated)Operating Temperature $-40^{\circ}C \le TA \le +125^{\circ}C$								
Param. No.	Symbol	Characteristic	Min.	Max.	Units	Conditions		
US120*	TCKH2DTV SYNC XMI	SYNC XMIT (Master and Slave)	3.0-5.5V		80	ns		
		Clock high to data-out valid	1.8-5.5V	—	100	ns		
US121*	TCKRF	Clock out rise time and fall time	3.0-5.5V		45	ns		
	(Master mode)		1.8-5.5V	_	50	ns		
US122*	TDTRF	Data-out rise time and fall time	3.0-5.5V		45	ns		
			1.8-5.5V	_	50	ns		

* These parameters are characterized but not tested.

Param. No.	Symbol	Characteristic		Min.	Max.	Units	Conditions
100*	Тнідн	Clock high time	100 kHz mode	4.0	-	μS	Device must operate at a minimum of 1.5 MHz
			400 kHz mode	0.6	-	μS	Device must operate at a minimum of 10 MHz
			SSP module	1.5Tcy	_		
101*	TLOW	Clock low time	100 kHz mode	4.7	—	μS	Device must operate at a minimum of 1.5 MHz
			400 kHz mode	1.3	-	μS	Device must operate at a minimum of 10 MHz
			SSP module	1.5TcY	—		
102*	TR	SDA and SCL rise	100 kHz mode	—	1000	ns	
		time	400 kHz mode	20 + 0.1Св	300	ns	CB is specified to be from 10-400 pF
103*	103* TF	SDA and SCL fall	100 kHz mode	_	250	ns	
		time	400 kHz mode	20 + 0.1Св	250	ns	CB is specified to be from 10-400 pF
90*	TSU:STA	Start condition setup time	100 kHz mode	4.7	—	μs	Only relevant for
			400 kHz mode	0.6	—	μS	Repeated Start condition
91*	THD:STA	Start condition hold	100 kHz mode	4.0		μS	After this period the first
		time	400 kHz mode	0.6	—	μs	clock pulse is generated
106*	THD:DAT	DAT Data input hold	100 kHz mode	0	—	ns	
		time	400 kHz mode	0	0.9	μs	
107*	TSU:DAT	U:DAT Data input setup	100 kHz mode	250	—	ns	(Note 2)
		time	400 kHz mode	100	—	ns	
92*	Tsu:sto	Stop condition setup time	100 kHz mode	4.7	—	μS	
			400 kHz mode	0.6	—	μS	
109*	ΤΑΑ	Output valid from	100 kHz mode	—	3500	ns	(Note 1)
		CIOCK	400 kHz mode	—	—	ns	
110*	TBUF	JF Bus free time	100 kHz mode	4.7	—	μS	Time the bus must be free
			400 kHz mode	1.3	_	μS	before a new transmis- sion can start
CB Bus capacitive I		Bus capacitive loadi	ng	—	400	pF	

TABLE 23-13: I²C BUS DATA REQUIREMENTS

* These parameters are characterized but not tested.

Note 1: As a transmitter, the device must provide this internal minimum delay time to bridge the undefined region (min. 300 ns) of the falling edge of SCL to avoid unintended generation of Start or Stop conditions.

2: A Fast mode (400 kHz) I^2C bus device can be used in a Standard mode (100 kHz) I^2C bus system, but the requirement TsU:DAT \ge 250 ns must then be met. This will automatically be the case if the device does not stretch the low period of the SCL signal. If such a device does stretch the low period of the SCL signal, it must output the next data bit to the SDA line TR max. + TSU:DAT = 1000 + 250 = 1250 ns (according to the Standard mode I^2C bus specification), before the SCL line is released.

20-Lead Plastic Quad Flat, No Lead Package (ML) – 4x4x0.9 mm Body [QFN]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units	MILLIMETERS				
	Dimension Limits	MIN	NOM	MAX		
Number of Pins	N	20				
Pitch	е		0.50 BSC			
Overall Height	A	0.80	0.90	1.00		
Standoff	A1	0.00	0.02	0.05		
Contact Thickness	A3	0.20 REF				
Overall Width	E	4.00 BSC				
Exposed Pad Width	E2	2.60	2.70	2.80		
Overall Length	D	4.00 BSC				
Exposed Pad Length	D2	2.60	2.70	2.80		
Contact Width	b	0.18	0.25	0.30		
Contact Length	L	0.30	0.40	0.50		
Contact-to-Exposed Pad	K	0.20	_	_		

Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Package is saw singulated.
- 3. Dimensioning and tolerancing per ASME Y14.5M.
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-126B